

CXD3021R

CD Digital Signal Processor with Built-in Digital Servo and DAC

Description


The CXD3021R is a digital signal processor LSI for CD players. This LSI incorporates a digital servo, digital filter and 1-bit DAC.

Features

- · All digital signal processing during playback is performed with a single chip
- Highly integrated mounting possible due to a builtin RAM

Digital Signal Processor (DSP) Block

- Playback mode supporting CAV (Constant Angular Velocity)
 - Frame jitter free
 - 0.5× to 32× continuous playback possible with a low external clock
- Allows relative rotational velocity readout
- Wide capture range playback mode
- Spindle rotational velocity following method
- Supports 1× to 32× playback by switching the built-in VCO
- The bit clock, which strobes the EFM signal, is generated by the digital PLL.
- Digital PLL master clock can be set to 2/3 the conventional one.
- · EFM data demodulation
- Enhanced EFM frame sync signal protection
- Refined super strategy-based powerful error correction
 - C1: double correction, C2: quadruple correction Supported during 32× playback
- Noise reduction during track jumps
- Auto zero-cross mute
- Subcode demodulation and Sub-Q data error detection
- Digital CLV spindle servo (built-in oversampling filter)
- 16-bit traverse counter
- Asymmetry correction circuit
- CPU interface on serial bus
- · Error correction monitor signal, etc. output from a new CPU interface
- Servo auto sequencer
- · Fine search performs track jumps with high accuracy
- Digital audio interface outputs
- Digital level meter, peak meter
- Bilingual compatible
- VCO control mode
- Digital Out can be generated from the audio serial inputs.
- Supports three types of DA interface (48 bits/64 bits/32 bits)
- DSP, servo and DAC blocks support sleep mode.



Digital Servo (DSSP) Block

- Microcomputer software-based flexible servo control
- Offset cancel function for servo error signal
- Auto gain control function for servo loop
- · E:F balance, focus bias adjustment function
- Surf jump and surf brake functions supporting micro two-axis
- Tracking filter: 6 stages Focus filter: 5 stages
- Servo drive DAC output possible

Digital Filter and DAC Blocks

- Digital de-emphasis
- Digital attenuation
- 8fs oversampling filter
- Adoption of a tertiary $\Delta \Sigma$ noise shaper
- Supports double-speed playback

Structure

Silicon gate CMOS IC

Absolute Maximum Ratings

- Supply voltage Vdd -0.3 to +4.4 Input voltage -0.3 to +4.4 Vı
 - (Vss 0.3 to Vdd + 0.3)V Vo
- Output voltage
- Storage temperature -40 to +125 °C Tstg
- Supply voltage difference Vss AVss –0.3 to +0.3 V
 - VDD AVDD 0.3 to + 0.3V

-0.3 to +4.4

Recommended Operating Conditions

- Supply voltage VDD* 3.0 to 4.0
- Operating temperature Topr -20 to +75 °C
- The VDD (min.) for the CXD3021R varies according to the playback speed and built-in VCO selection. The VDD (min.) for the CXD3021R under various conditions are as shown on the following page.


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

V

V


V

Maximum Operating Speed




The Maximum Operating Speed graph shows the playback speed V_{DD} (min.) at various temperatures. The playback conditions are that the high-speed VCO1 selects No.4 and VCO2 selects high speed in CAV-W mode with DSPB = 1.

Block Diagram



Pin Configuration



Pin Description

	Pin No.	Symbol		I/O	Description
3 VC 1 Center voltage input. 4 VPC01 0 1, Z, 0 Wide-band EFM PLL VCO2 charge pump output. 5 VPC02 0 1, Z, 0 Wide-band EFM PLL VCO2 charge pump output 2. Turned on and off by \$EX command FCSW. 6 VCTL 1 Wide-band EFM PLL VCO2 control voltage input. 7 FILO 0 Analog Master PLL filter output (slave = digital PLL). 8 FILI 1 Master PLL charge pump output. 10 10 CLTV 1 Multiplier VCO control voltage input. 11 11 AVss1 2 Analog GND. 11 12 RFAC 1 EFM signal input. 13 13 BIAS 1 Asymmetry circuit constant current input. 14 ASY1 1 Asymmetry comparator voltage input. 15 ASY0 0 1,0 EFM full-swing output (low = Vss, high = Voo). 16 AVoo1 Digital DND. 10 Digital GND. 19 ASYE 1 Audio data output m	1	SE	I		Sled error signal input.
4 VPC01 0 1. Z, 0 Wide-band EFM PLL VCO2 charge pump output. 5 VPC02 0 1, Z, 0 Wide-band EFM PLL VCO2 charge pump output 2. Turned on and off by \$EX command FCSW. 6 VCTL 1 Wide-band EFM PLL VCO2 control voltage input. 7 FILO 0 Analog Master PLL filter output (slave = digital PLL). 8 FILI 1 Master PLL charge pump output. 1 10 CLTV 1 Master PLL charge pump output. 1 11 AVss1 2 Analog GND. 1 12 RFAC 1 EFM signal input. 1 13 BIAS 1 Asymmetry circuit constant current input. 1 14 ASY1 1 Asymmetry comparator voltage input. 1 15 ASY0 0 1,0 EFM full-swing output (low = Vss, high = Voc). 1 14 ASY1 1 Asymmetry circuit on/off (low = off, high = on). 2 16 AVoo1 1 Digital Power supply. 1 2	2	FE	I		Focus error signal input.
5VPCO201, Z, 0Wide-band EFM PLL VCO2 charge pump output 2. Turned on and off by SEX command FCSW.6VCTLIWide-band EFM PLL VCO2 control voltage input.7FILOOAnalogMaster PLL filter output (slave = digital PLL).8FILIIMaster PLL filter input.9PCOO1, Z, 0Master PLL filter input.10CLTVIMultiplier VCO control voltage input.11AVss1Analog GND.12RFACIEFM signal input.13BIASIAsymmetry circuit constant current input.14ASYIIAsymmetry comparator voltage input.15ASYOO1, 0EFM full-swing output (low = Vss, high = Vos).16AVoo1IAnalog power supply.17DVoo1Digital power supply.18DVss1IDigital GND.19ASYEIAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1, 0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKIL clock input to DAC (48-bit slot).24DA16O1, 0D/A16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1, 0DA15 output when PSSL = 1, 32-bit/64-bit slot serial dat	3	VC	Ι		Center voltage input.
5VPC0201, 2, 0command FCSW.6VCTLIWide-band EFM PLL VC02 control voltage input.7FILOOAnalogMaster PLL filter output (slave = digital PLL).8FILIIMaster PLL filter output (slave = digital PLL).9PCOO1, Z, 0Master PLL filter output (slave = digital PLL).10CLTVIMultiplier VCO control voltage input.11AVss1IAnalog GND.12RFACIEFM signal input.13BIASIAsymmetry circuit constant current input.14ASYIIAsymmetry circuit constant current input.15ASYOO1, 0EFM full-swing output (low = Vss, high = Vbb).16AVbo1IAsymmetry circuit on/off (low = off, high = on).17DVoo1IDigital power supply.18DVss1IAsymmetry circuit on/off (low = off, high = on).20PSSLIAdudio data output mode switching input (low: serial, high: parallel).21WDCKO1, 0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKIIL R clock input to DAC (48-bit slot).24DA16O1, 0D/A16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1, 0DA15 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first)	4	VPCO1	0	1, Z, 0	Wide-band EFM PLL VCO2 charge pump output.
7 FILO O Analog Master PLL filter output (slave = digital PLL). 8 FILI I Master PLL filter input. 9 PCO O 1,Z,0 Master PLL charge pump output. 10 CLTV I Multiplier VCO control voltage input. 11 AVss1 I Analog GND. 12 RFAC I EFM signal input. 13 BIAS I Asymmetry circuit constant current input. 14 ASYI I Asymmetry comparator voltage input. 15 ASYO O 1,0 EFM full-swing output (low = Vss, high = Vop). 16 AVoo1 I Asymmetry circuit on/off (low = off, high = on). 17 DVoo1 I Digital GND. 18 DVss1 I Audio data output mode switching input (low: serial, high: parallel). 20 PSSL I Audio data output mode switching input (low: serial, high: parallel). 21 WDCK O 1,0 D/A interface for 48-bit slot. Urod clock f = Fs. 22 LRCK I LR clock input to DAC (48-bit slot). 24	5	VPCO2	0	1, Z, 0	
8FILI1Master PLL filter input.9PCO01,Z,0Master PLL charge pump output.10CLTV1Multiplier VCO control voltage input.11AVss12Analog GND.12RFAC1EFM signal input.13BIAS1Asymmetry circuit constant current input.14ASY11Asymmetry comparator voltage input.15ASYO01,0EFM full-swing output (low = Vss, high = Vob).16AVob12Analog power supply.17DVob12Digital power supply.18DVss11Asymmetry circuit on/off (low = off, high = on).20PSSL1Audio data output mode switching input (low: serial, high: parallel).21WDCK01,0D/A interface for 48-bit slot. Urd clock f = Fs.22LRCK01,0DA/1 interface for 48-bit slot.24DA1601,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDI1Audio data input to DAC (48-bit slot).26DA1501,0DA14 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.27BCKI1Bit clock input to DAC (48-bit slot).28DA1401,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA1401,0DA14 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.<	6	VCTL	I		Wide-band EFM PLL VCO2 control voltage input.
9 PCO 0 1, Z, 0 Master PLL charge pump output. 10 CLTV 1 Multiplier VCO control voltage input. 11 AVss1 I Analog GND. 12 RFAC 1 EFM signal input. 13 BIAS 1 Asymmetry circuit constant current input. 14 ASYI 1 Asymmetry comparator voltage input. 15 ASYO 0 1,0 EFM full-swing output (low = Vss, high = Vop). 16 AVoo1 I Analog power supply. I 17 DVoo1 I Digital power supply. I 18 DVss1 I Asymmetry circuit on/off (low = off, high = on). I 20 PSSL 1 Audio data output mode switching input (low: serial, high: parallel). I 21 WDCK 0 1,0 D/A interface for 48-bit slot. UR clock f = 2Fs. I 22 LRCK 0 1,0 D/A interface for 48-bit slot. LR clock f = Fs. I 23 LRCKI 1 LR clock inpu	7	FILO	0	Analog	Master PLL filter output (slave = digital PLL).
10CLTVIMultiplier VCO control voltage input.11AVss1IAnalog GND.12RFACIEFM signal input.13BIASIAsymmetry circuit constant current input.14ASYIIAsymmetry comparator voltage input.15ASYOO1,0EFM full-swing output (low = Vss, high = Vop).16AVop1Analog power supply.17DVop1Digital power supply.18DVss1IAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIBit clock input to DAC (48-bit slot).28DA14O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.30DA12O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.31DA14O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0. <td< td=""><td>8</td><td>FILI</td><td>Ι</td><td></td><td>Master PLL filter input.</td></td<>	8	FILI	Ι		Master PLL filter input.
11AVss1Image: Analog GND.12RFACIEFM signal input.13BIASIAsymmetry circuit constant current input.14ASYIIAsymmetry comparator voltage input.15ASYOO1,0EFM full-swing output (low = Vss, high = Vob).16AVob1Analog power supply.17DVob1Digital power supply.18DVss1Digital GND.19ASYEIAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIBit clock input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.31DA11O1,0DA11 outpu	9	PCO	0	1, Z, 0	Master PLL charge pump output.
12RFACIEFM signal input.13BIASIAsymmetry circuit constant current input.14ASYIIAsymmetry comparator voltage input.15ASYOO1,0EFM full-swing output (low = Vss, high = Vbb).16AVbo1IAnalog power supply.17DVbo1IDigital power supply.18DVss1IDigital GND.19ASYEIAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIBit clock input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.31DA14O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32<	10	CLTV	I		Multiplier VCO control voltage input.
13 BIAS I Asymmetry circuit constant current input. 14 ASYI I Asymmetry comparator voltage input. 15 ASYO O 1,0 EFM full-swing output (low = Vss, high = Vop). 16 AVop1 Image: Comparator supply. Analog power supply. 17 DVop1 Image: Comparator Comparator Voltage input. Digital power supply. 18 DVss1 Image: Comparator Voltage input. Digital power supply. 19 ASYE Image: Comparator Voltage input. Digital GND. 20 PSSL Image: Comparator Voltage input. Digital GND. 21 MDCK O 1,0 D/A interface for 48-bit slot. Word clock f = 2Fs. 22 LRCK O 1,0 D/A interface for 48-bit slot. LR clock f = Fs. 23 LRCKI I LR clock input to DAC (48-bit slot). 24 DA16 O 1,0 DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0. 25 PCMDI I Audio data input to DAC (48-bit slot). 26	11	AVss1			Analog GND.
14ASYIIAsymmetry comparator voltage input.15ASYOO1,0EFM full-swing output (low = Vss, high = Vbp).16AVop1IAnalog power supply.17DVpp1IDigital power supply.18DVss1IDigital GND.19ASYEIAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIBit clock input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 32-bit/64-bit slot serial data output (two's complement, LSB first) when PSSL = 0.27BCKIIDA14 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.29DA13O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA11 output when PSSL = 1, XUGF output when PSSL = 0.	12	RFAC	Ι		EFM signal input.
15ASYOO1,0EFM full-swing output (low = Vss, high = Vbp).16AVbp1Analog power supply.17DVbp1Digital power supply.18DVss1Digital GND.19ASYEIAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.32DA10O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.	13	BIAS	Ι		Asymmetry circuit constant current input.
16AVbp1Analog power supply.17DVbp1Digital power supply.18DVss1Digital GND.19ASYEI19ASYEI20PSSLI21WDCKO22LRCKO23LRCKI24DA1625PCMDI26DA1527BCKI28DA1529DA1420010DA15 output when PSSL = 1, 48-bit slot slot serial data output (two's complement, MSB first) when PSSL = 0.27BCKI28DA1429DA13201, 020DA14 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.27BCH128DA1429DA13201, 029DA13201, 020DA1221DA1122DA1023DA1134DA1234DA1235DA1436DA1237DA1138DA1239DA1230DA1231DA1132DA1034DA1034DA1035DA1036DA1237DA1138DA1239DA1230DA1231DA1132DA1034 <td>14</td> <td>ASYI</td> <td>Ι</td> <td></td> <td>Asymmetry comparator voltage input.</td>	14	ASYI	Ι		Asymmetry comparator voltage input.
17DVob1Digital power supply.18DVss1Digital GND.19ASYEIAsymmetry circuit on/off (low = off, high = on).20PSSLIAudio data output mode switching input (low: serial, high: parallel).21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.32DA10O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.	15	ASYO	0	1, 0	EFM full-swing output (low = Vss, high = VDD).
18DVss1Image: Control of the second se	16	AVdd1			Analog power supply.
19ASYE1Asymmetry circuit on/off (low = off, high = on).20PSSL1Audio data output mode switching input (low: serial, high: parallel).21WDCK01,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCK01,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKI1LR clock input to DAC (48-bit slot).24DA1601,0D/A for (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDI1Audio data input to DAC (48-bit slot).26DA1501,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKI1Bit clock input to DAC (48-bit slot).28DA1401,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA1301,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.31DA1201,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.32DA1301,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.33DA1201,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.34DA1101,0DA11 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.34DA1101,0DA11 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0. </td <td>17</td> <td>DVDD1</td> <td></td> <td></td> <td>Digital power supply.</td>	17	DVDD1			Digital power supply.
20PSSL1Audio data output mode switching input (low: serial, high: parallel).21WDCK01,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCK01,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA1601,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA1501,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA1401,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA1301,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA1201,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA1101,0DA11 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.32DA1001,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	18	DVss1			Digital GND.
21WDCKO1,0D/A interface for 48-bit slot. Word clock f = 2Fs.22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.	19	ASYE	I		Asymmetry circuit on/off (low = off, high = on).
22LRCKO1,0D/A interface for 48-bit slot. LR clock f = Fs.23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	20	PSSL	I		Audio data output mode switching input (low: serial, high: parallel).
23LRCKIILR clock input to DAC (48-bit slot).24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	21	WDCK	0	1, 0	D/A interface for 48-bit slot. Word clock $f = 2Fs$.
24DA16O1,0DA16 (MSB) output when PSSL = 1, 48-bit slot serial data output (two's complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	22	LRCK	0	1, 0	D/A interface for 48-bit slot. LR clock f = Fs.
24DA16O1,0complement, MSB first) when PSSL = 0.25PCMDIIAudio data input to DAC (48-bit slot).26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	23	LRCKI	I		LR clock input to DAC (48-bit slot).
26DA15O1,0DA15 output when PSSL = 1, 48-bit slot bit clock output when PSSL = 0.27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	24	DA16	0	1, 0	
27BCKIIBit clock input to DAC (48-bit slot).28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	25	PCMDI	Ι		Audio data input to DAC (48-bit slot).
28DA14O1,0DA14 output when PSSL = 1, 32-bit/64-bit slot serial data output (two' complement, LSB first) when PSSL = 0.29DA13O1,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	26	DA15	0	1, 0	DA15 output when $PSSL = 1$, 48-bit slot bit clock output when $PSSL = 0$.
28DA1401,0complement, LSB first) when PSSL = 0.29DA1301,0DA13 output when PSSL = 1, 32-bit/64-bit slot bit clock output when PSSL = 0.30DA1201,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA1101,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA1001,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	27	BCKI	Ι		Bit clock input to DAC (48-bit slot).
30DA12O1,0DA12 output when PSSL = 1, 32-bit/64-bit slot LR clock output when PSSL = 0.31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	28	DA14	0	1, 0	
31DA11O1,0DA11 output when PSSL = 1, GTOP output when PSSL = 0.32DA10O1,0DA10 output when PSSL = 1, XUGF output when PSSL = 0.	29	DA13	0	1, 0	DA13 output when $PSSL = 1$, 32-bit/64-bit slot bit clock output when $PSSL = 0$.
32 DA10 O 1,0 DA10 output when PSSL = 1, XUGF output when PSSL = 0.	30	DA12	0	1, 0	DA12 output when $PSSL = 1$, 32-bit/64-bit slot LR clock output when $PSSL = 0$.
	31	DA11	0	1, 0	DA11 output when $PSSL = 1$, $GTOP$ output when $PSSL = 0$.
33 DA09 O 1, 0 DA09 output when PSSL = 1, XPLCK output when PSSL = 0.	32	DA10	0	1, 0	DA10 output when PSSL = 1, XUGF output when PSSL = 0.
	33	DA09	0	1, 0	DA09 output when PSSL = 1, XPLCK output when PSSL = 0.

Pin No.	Symbol		I/O	Description
34	DA08	0	1, 0	DA08 output when PSSL = 1, GFS output when PSSL = 0.
35	DA07	0	1, 0	DA07 output when PSSL = 1, RFCK output when PSSL = 0.
36	DVdd2			Digital power supply.
37	DA06	0	1, 0	DA06 output when $PSSL = 1$, $C2PO$ output when $PSSL = 0$.
38	DA05	0	1, 0	DA05 output when $PSSL = 1$, XRAOF output when $PSSL = 0$.
39	DA04	0	1, 0	DA04 output when $PSSL = 1$, MNT3 output when $PSSL = 0$.
40	DA03	0	1, 0	DA03 output when $PSSL = 1$, MNT2 output when $PSSL = 0$.
41	DA02	0	1, 0	DA02 output when PSSL = 1, MNT1 output when PSSL = 0.
42	DA01	0	1, 0	DA01 output when PSSL = 1, MNT0 output when PSSL = 0.
43	DVss2			Digital GND.
44	XTSL	Ι		Crystal selection input.
45	MCKO O 1, 0		1, 0	Clock output. Inverted output of XTLI.
46	FSTIO	I/O	1, 0	Digital servo clock input/output. (2/3 frequency division for XTLI pin is internally connected.)
47	C4M	0	1, 0	1/4 frequency division output for XTLI pin. Changes with variable pitch.
48	C16M	0	1, 0	16.9344MHz output. Changes simultaneously with variable pitch.
49	DVdd3			Digital power supply.
50	MD2	Ι		Digital Out on/off control (low = off, high = on).
51	DOUT	0	1, 0	Digital Out output.
52	MUTE	Ι		Mute (low: off, high: on).
53	WFCK	0	1, 0	WFCK (Write Frame Clock) output.
54	SCOR	0	1, 0	Outputs a high signal when either subcode sync S0 or S1 is detected.
55	SBSO	0	1, 0	Sub P to W serial output.
56	EXCK	Ι		SBSO readout clock input.
57	SQSO	0	1, 0	Sub-Q 80-bit, PCM peak and level data 16-bit outputs.
58	SQCK	I		SQSO readout clock input.
59	SCSY	I		GRSCOR resynchronization input. Normally low, resynchronization is executed when high.
60	XRST	Ι		System reset. Reset when low.
61	XWO	Ι		Audio DAC sync window open input. Normally high, window open when low.
62	RMUTO	0	1, 0	Audio DAC right channel zero detection flag.
63	LMUTO	0	1, 0	Audio DAC left channel zero detection flag.
64	DVss3			Digital GND.
65	AVss4			Analog GND.
66	PWMRN	0	1, Z, 0	Audio DAC PWM output. Right channel, reversed phase.
67	PWMRP	0	1, Z, 0	Audio DAC PWM output. Right channel, forward phase.

Pin No.	Symbol		I/O	Description
68	AVdd4			Analog power supply.
69	AVDD5			Master clock power supply.
70	XTLO	0	1, 0	Master clock crystal oscillation circuit output.
71	XTLI	I		Master clock crystal oscillation circuit input.
72	AVss5			Master clock GND.
73	AVss3			Analog GND.
74	PWMLP	0	1, Z, 0	Audio DAC PWM output. Left channel, forward phase.
75	PWMLN	0	1, Z, 0	Audio DAC PWM output. Left channel, reversed phase.
76	AVdd3			Analog power supply.
77	DVDD4			Digital power supply.
78	SENS	0	1, Z, 0	SENS output to CPU.
79	SCLK	I		SENS serial data readout clock input. Set to high when not used.
80	ATSK	Ι		Anti-shock pin. Set to low when not used.
81	DATA	Ι		Serial data input from CPU.
82	XLAT	Ι		Latch input from CPU. Serial data is latched at the falling edge.
83	CLOK	Ι		Serial data transfer clock input from CPU.
84	DVss4			Digital GND.
85	COUT	I/O	1, 0	Track count signal I/O.
86	MIRR	I/O	1, 0	Mirror signal I/O.
87	DFCT	I/O	1, 0	Defect signal I/O.
88	FOK	I/O	1, 0	Focus OK signal I/O.
89	TESO	0		Test pin. Leave this open.
90	FSW	0	1, Z, 0	Spindle motor output filter switching output. GRSCOR output when \$8 command SCOR SEL = high.
91	AVss6			Analog GND.
92	SAO	0		Sled filter DAC analog output.
93	TAO	0		Tracking filter DAC analog output.
94	FAO	0		Focus filter DAC analog output.
95	BSSD	Ι		Constant current input for servo filter DAC analog output.
96	AVdd6			Analog power supply.
97	MON	0	1, 0	Spindle motor on/off control output.
98	MDP	0	1, Z, 0	Spindle motor servo control output.
99	MDS	0	1, Z, 0	Spindle motor servo control output.
100	LOCK	I/O	1, 0	GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. Input when LKIN = high. (See \$3E.)

Pin No.	Symbol		I/O	Description
101	SSTP	Ι		Disc innermost track detection signal input.
102	DVss5			Digital GND.
103	DTS0	Ι		Test pin. Normally fixed to low.
104	TES2	Ι		Test pin. Normally fixed to low.
105	TES3	Ι		Test pin. Normally fixed to low.
106	PWMI	I		Spindle motor external pin input.
107	DVdd5			Digital power supply.
108	VCOO	0	1, 0	Analog EFM PLL oscillation circuit output.
109	VCOI	Ι		Analog EFM PLL oscillation circuit input. flock = 8.6436MHz.
110	TEST	Ι		Test pin. Normally fixed to low.
111	PDO	0	1, Z, 0	Analog EFM PLL charge pump output.
112	VCKI	I		Variable pitch clock input from the external VCO. fcenter = 16.9344MHz. Set VCKI to low when the external clock is not input to this pin.
113	V16M	0	1, 0	Wide-band EFM PLL VCO2 oscillation output.
114	AVdd2			Analog power supply.
115	IGEN	Ι		Connects the operational amplifier current source reference resistance.
116	AVss2			Analog GND.
117	ADIO	0		Operational amplifier output.
118	RFDC	I		RF signal input.
119	CE	I		Center servo analog input.
120	TE	I		Tracking error signal input.

Notes) • The 32-bit/64-bit slot is a LSB first, two's complement output. The 48-bit slot is a MSB first, two's complement output.

- GTOP is used to monitor the frame sync protection status. (High: sync protection window released.)
- XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before sync protection.
- XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide.
- The GFS signal goes high when the frame sync and the insertion protection timing match. (See \$348.)
- RFCK is derived from the crystal accuracy, and has a cycle of 136µs. (during normal speed)
- C2PO represents the data error status.
- XRAOF is generated when the 32K RAM exceeds the ±28F jitter margin.

Electrical Characteristics

1. DC Characteristics

	ltem		Conditions	Min.	Тур.	Max.	Unit	Applicable pins	
Input voltage (1)	High level input voltage	Vін (1)		0.7Vdd			V	*1, *12	
input voltage (1)	Low level input voltage	Vı∟ (1)				0.2Vdd	V	· ı, · ız	
Input voltage (2)	High level input voltage	Vін (2)	Cobmitt input	0.7Vdd			V	*2	
	Low level input voltage	Vı∟ (2)	Schmitt input			0.2Vdd	V	-	
Input voltage (3)	High level input voltage	Vін (3)		0.7Vdd			V	*3	
input voltage (5)	Low level input voltage	Vı∟ (3)	· Vı ≤ 5.5V			0.2Vdd	V		
Input voltage (4)	High level input voltage	Vін (4)	$V_{I} \leq 5.5V$	0.7Vdd			V	*4	
input voltage (4)	Low level input voltage	Vı∟ (4)	Schmitt input			0.2Vdd	V	~4	
Input voltage (5)	Input voltage	Vin (5)	Analog input	Vss		Vdd	V	*5	
Input voltage (6)	Input voltage	Vin (6)	Analog input	Vss		Vdd	V	*6	
	High level output voltage	Vон (1)	Іон = -8mA	Vdd - 0.4		Vdd	V	*9	
Output voltage (1)	Low level output voltage	Vol (1)	lo∟ = 8mA	0		0.4	V		
	High level output voltage	Vон (2)	Іон = –4mA	Vdd - 0.4		Vdd	V	*7, *10 *12	
Output voltage (2)	Low level output voltage	Vol (2)	lo∟ = 4mA	0		0.4	V		
Output voltage (2)	High level output voltage	Vон (3)	Іон = –2mA	Vdd - 0.2		Vdd	V	*7, *10	
Output voltage (3)	Low level output voltage	Vol (3)	lo∟ = 4mA	0		0.4	V	*12	
Output voltage (4)	Low level output voltage	Vol (4)	lo∟ = 4mA	0		0.4	V	*8	
	High level output voltage	Vон (5)	Іон = –0.28mA	Vdd - 0.5		Vdd	V	*11	
Output voltage (5)	Low level output voltage	Vol (5)	Іон = 0.36mA	0		0.4	V	*11	
Input leak current (1)		I⊔ (1)	VI = 0 to 5.5V	-10		10	μA	*3, *4, *5	
Input leak current (2	I⊔ (2)	VI = 0.25VDD to 0.75VDD	-20		20	μA	*6		
Tri-state pin output leak current		Ilo	Vo = 0 to 3.6V	-5		5	μA	*10	

Applicable pins

- *1 DTS0, TES2, TES3, TEST, PSSL
- *2 ASYE, VCKI
- *3 ATSK, DATA, MD2, PWMI, SSTP, XLAT, XTSL, PCMDI, XWO
- *4 CLOK, EXCK, MUTE, SCLK, SCSY, SQCK, XRST, BCKI, LRCKI
- *5 ASYI, BIAS, CLTV, FILI, IGEN, BSSD, RFAC, VCTL
- *6 CE, FE, SE, TE, VC, RFDC
- *7 ASYO, C16M, C4M, DA01 to DA16, DOUT, LRCK, MON, SBSO, SCOR, SQSO, WDCK, WFCK, PWMLP, PWMLN, PWMRP, PWMRN, RMUTO, LMUTO
- *8 FSW
- *9 MCKO
- *10 MDP, MDS, PCO, PDO, SENS, V16M, VPCO1, VPCO2
- *11 FILO
- *12 COUT, DFCT, FOK, LOCK, MIRR, FSTIO

-9-

2. AC Characteristics

(1) XTLI pin, VCOI pin


(a) When using self-excited oscillation

 $(Topr = -20 \text{ to } +75^{\circ}C, VDD = AVDD = 3.3V \pm 10\%)$

Item	Symbol	Min.	Тур.	Max.	Unit
Oscillation frequency	fмах	7		34	MHz

(b) When inputting pulses to XTLI and VCOI pins

$(\text{Topr} = -20 \text{ to } +75^{\circ}\text{C}, \text{ Vdd} = \text{AVdd} = 3.3\text{V} \pm 10\%)$									
Item	Symbol	Min.	Тур.	Max.	Unit				
High level pulse width	twнx	13		500	ns				
Low level pulse width	twLx	13		500	ns				
Pulse cycle	tcx	26		1000	ns				
Input high level	Vihx	Vdd - 1.0			V				
Input low level	VILX			0.8	V				
Rise time, fall time	tr, tr			10	ns				




(c) When inputting sine waves to XTLI and VCOI pins via a capacitor (Topr = -20 to $+75^{\circ}$ C, VDD = AVDD = $3.3V \pm 10\%$)


Item	Symbol	Min.	Тур.	Max.	Unit
Input amplitude	Vı	2.0		Vdd + 0.3	Vp-p

$(V_{DD} = AV_{DD} = 3.3V \pm 10\%, V_{SS} = AV_{SS} = 0V, T_{OPT} = -20 \text{ to } +75^{\circ}\text{C})$								
Item	Symbol	Min.	Тур.	Max.	Unit			
Clock frequency	fcк			16	MHz			
Clock pulse width	twcк	30			ns			
Setup time	tsu	30			ns			
Hold time	tн	30			ns			
Delay time	tD	30			ns			
Latch pulse width	tw∟	750			ns			
EXCK SQCK frequency	f⊤			0.65	MHz			
EXCK SQCK pulse width	twт	750			ns			
CNIN frequency *	f⊤			65	kHz			
CNIN pulse width *	tw⊤	7.5			μs			

 * Only when \$44 and \$45 are executed.



(3) SCLK pin



Item	Symbol	Min.	Тур.	Max.	Unit
SCLK frequency	fsclk			16	MHz
SCLK pulse width	tspw	31.3			ns
Delay time	tDLS	15			μs


(4) COUT, MIRR and DFCT pins

Operating frequency $(V_{DD} = AV_{DD} = 3.3V \pm 10\%, V_{SS} = AV_{SS} = 0V, T_{OPr} = -20 \text{ to } +75^{\circ}\text{C})$

Signal	Symbol	Min.	Тур.	Max.	Unit	Conditions
COUT maximum operating frequency	fcouт	40			kHz	*1
MIRR maximum operating frequency	fmirr	40			kHz	*2
DFCT maximum operating frequency	fdfcth	5			kHz	*3

*1 When using a high-speed traverse TZC.

*2



When the RF signal continuously satisfies the following conditions during the above traverse.

• A = 0.11VDD to 0.23VDD

•
$$\frac{B}{A+B} \le 25\%$$


*3 During complete RF signal omission.

When settings related to DFCT signal generation are Typ.

(5) BCKI, LRCKI and PCMDI pins

$(V_{DD} = 3.3V \pm 10\%,$	Topr = -20 to $+75^{\circ}$ C)
----------------------------	----------------------------------

Item	Symbol	Min.	Тур.	Max.	Unit
Input BCKI frequency	tвск			4.5	MHz
Input BCKI pulse width	twiв	100			
Input data setup time	tids	10			
Input data hold time	tidh	15			ns
Input LRCK setup time	tilrh	10			
Input LRCK hold time	tilrs	15			



DAC Analog Characteristics

Measurement conditions


(Ta = 25°C, VDD = 3.3V, Fs = 44.1kHz, signal frequency = 1kHz, measurement band = 4Hz to 20kHz, master clock = 384fs)


Item	Тур.	Unit	Remarks
S/N ratio	93	dB	(EIAJ) *1
THD + N	0.007	%	(EIAJ)
Dynamic range	91	dB	(EIAJ) *1, *2
Channel separation	91	dB	(EIAJ)
Output level	0.81	V (rms)	
Difference in gain between channels	0.1	dB	

*1 Using "A" weighting filter

*2 -60dB, 1kHz input

The analog characteristics measurement circuit is shown below.





Block diagram of analog characteristics measurement

Servo Drive Analog Characteristics

 $(V_{DD} = AV_{DD} = 3.0 \text{ to } 4.0\text{V}, \text{Vss} = A\text{Vss} = 0\text{V}, \text{Topr} = -20 \text{ to } +75^{\circ}\text{C},$ BSSD pin is connected to AV_{DD} via a 33k Ω resistor.)

When the load resistance is 200k Ω or more

Item	Min.	Тур.	Max.	Unit	Applicable pins
Maximum output voltage	0.9Vdd	0.97Vdd	Vdd	V	FAO, TAO, SAO
Minimum output voltage	Vss	0.03Vdd	0.1Vdd	V	FAO, TAO, SAO

When the load resistance is ${\rm 60k}\Omega$

Item	Min.	Тур.	Max.	Unit	Applicable pins
Maximum output voltage		0.90Vdd		V	FAO, TAO, SAO
Minimum output voltage	Vss	0.03Vdd	0.1Vdd	V	FAO, TAO, SAO

Contents

§ 1-2. § 1-3.	nterface 1 CPU Interface Timing 1 CPU Interface Command Table 1 CPU Command Presets 2 Description of SENS Signals 3	7 28
§ 2-1.	ode Interface P to W Subcode Readout	
§ 3-1. § 3-2. § 3-3.	iption of Modes 7 CLV-N Mode 7 CLV-W Mode 7 CAV-W Mode 7 VCO-C Mode 8	'9 '9
\$ 4-1. § 4-2. § 4-3. § 4-4. § 4-5. § 4-6. § 4-6. § 4-7. § 4-8. § 4-9. § 4-10 § 4-11	Digital Out	5560423448
§ 5-1. § 5-2. § 5-3. § 5-4. § 5-5. § 5-6. § 5-7. § 5-8. § 5-9. § 5-10 § 5-10 § 5-11 § 5-12 § 5-13 § 5-14 § 5-15 § 5-16 § 5-15 § 5-16 § 5-15 § 5-16 § 5-12 § 5-16 § 5-12 § 5-12 § 5-12 § 5-21 § 5-21	DČ Offset Cancel [AVRG Measurement and Compensation]11E:F Balance Adjustment Function11FCS Bias Adjustment Function11AGCNTL Function11AGCNTL Function11FCS Servo and FCS Search11TRK and SLD Servo Control11MIRR and DFCT Signal Generation11DFCT Countermeasure Circuit12Anti-Shock Circuit12Brake Circuit12COUT Signal12Serial Readout Circuit12Serial Readout Circuit12Servo Status Changes Produced by LOCK Signal12Description of Commands and Data Sets12List of Servo Filter Coefficients15Filter Composition15TRACKING and FOCUS Frequency Response15	12335789001223456139
[6] Applic	Explanation of abbreviations AVRG: Average	0

AVKG.	Average
AGCNTL:	Auto gain control
FCS:	Focus
TRK:	Tracking
SLD:	Sled
DFCT:	Defect


[1] CPU Interface

§ 1-1. CPU Interface Timing

• CPU interface

This interface uses DATA, CLOK and XLAT to set the modes.

The interface timing chart is shown below.



• The internal registers are initialized by a reset when XRST = 0.

§ 1-2. CPU Interface Command Table

Total bit length for each register

Total bit length
8 bits
8 to 24 bits
16 bits
20 bits
32 bits
32 bits
28 bits
20 bits
28 bits
20 bits
20 bits

×
<u> </u>
t
×
0
⊛
Ð
Q
Tal
р
a
Ê
Ξ
0
C

 $\overline{}$

		FOCUS SERVO ON (FOCUS GAIN NORMAL)	FOCUS SERVO ON (FOCUS GAIN DOWN)	FOCUS SERVO OFF, 0V OUT	FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT	FOCUS SEARCH VOLTAGE DOWN	FOCUS SEACH VOLTAGE UP	ANTI SHOCK ON	ANTI SHOCK OFF	BRAKE ON	BRAKE OFF	TRACKING GAIN NORMAL	TRACKING GAIN UP	TRACKING GAIN UP FILTER SELECT 1	TRACKING GAIN UP FILTER SELECT 2
		FOC NOR	FOCUS (FOCUS DOWN)		YOL-	FOC VOL	FOC VOL ⁻	ANTI	ANTI	BRAI	BRAI	TRA(NOR	TRA	TRA(FILTI	TRA(FILTI
	B	I	I	I		I	I	Ι	I	I	I	I	I	Ι	Ι
Data 5	Б	I	I	I	I	I		Ι	I	I	I		I	Ι	I
Da	D2	I	I	I	I	I		Ι	I	I	I		I	Ι	I
	D3		I	I	I	I	I	Ι	I	I	I		I	I	Ι
	D4	I	Ι	I				Ι	I		I			I	Ι
Data 4	D5	I	Ι	I	I			Ι	Ι		I		Ι	I	I
Dai	D6	I	I	Ι	I	I	I	Ι	Ι	I	I	I	Ι	I	I
	D7	I	—		I	I		Ι	I		I			I	I
	D8	I	I	Ι				Ι	Ι	I	I		I	Ι	I
Data 3	60	I	I	Ι	I	I		Ι	Ι	I	I		I	I	Ι
Dat	D10	I	I	I	I			Ι	I		I		I	I	I
	D11	I	Ι	I	I	I	I	Ι	I	I	I		I	I	I
	D12	I	Ι	I	I		I	Ι	I	I	I		I	I	1
a 2	D13	I	Ι	I	I	I	I	Ι	I	I	I		I		I
Data 2	D14	I		I	I	I		I	I	I	I		I	I	I
	D15	I	Ι	I	I	I	I	Ι	I	I	I		I	I	I
	D16	I		I	I	0	-	I	I	I	I		I	-	0
a 1	D17	I		0	-	-	-	I	I	I	I	0	1	I	I
Data 1	D18	0	1	I	I	I		0	I	-	0		I	I	I
	D19	~	1	0	0	0	0	1	0	I	1		I	1	I
Address	D23 to D20			0000											
Command Command				FOCUS							TRACKING	CONTROL			
Reg-	ister			0				10				-			

---: Don't care

– 18 –

to 3X)
(\$2X
Table
ommand
C

		ЭFF	Z	MP	dMl			JVE	Ш			ault)				care
		TRACKING SERVO OFF	TRACKING SERVO ON	FORWARD TRACK JUMP	REVERSE TRACK JUMP	SLED SERVO OFF	SLED SERVO ON	FORWARD SLED MOVE	REVERSE SLED MOVE			SLED KICK LEVEL (±1 × basic value) (Default)	SLED KICK LEVEL (±2 × basic value)	SLED KICK LEVEL (±3 × basic value)	SLED KICK LEVEL (±4 × basic value)	-: Don't care
	DO								1		DO	I			I	
a 5	D1	I	I	1	1	1	1	1	1	a 5	Б	I	I	I	I	
Data 5	D2	I	I		I		I			Data 5	D2	I	I	I	I	
	D3	I	I			1			1		D3	I	I	I	I	
	D4	I	I		1	1	I				D4	I	I	I	I	
a 4	D5	I	I	I	I		I	I		a 4	D5	I	I	I	I	
Data 4	D6	I	I	I	I		I	I		Data 4	D6	I	I	I	I	
	D7	I	I	I	I	I	I	I	I		D7	I	I	Ι	I	
	D8	I	I		I	I		I	1		D8	I	I	I	I	
Data 3	60	I	I		I	1	I	I	1	Data 3	60	I	I	Ι	I	
Dat	D10		I		1	1		1		Dat	D10	I	I	I	I	
	D11	I	I		I	1	I	I	1		D11	I	I	Ι	I	
	D12	I	I		1	1		1	1		D12	I	I	I	I	
Data 2	D13	I	I		1			1	1	Data 2	D13	I	I	I	I	
Dat	D14	I	I		I			I		Dat	D14	I	I	I	I	
	D15	I	I	I	I	I	I	I	I		D15	I	I		I	
	D16	I	I		I	0	-	0	1	Data 1	D16	0	-	0	-	
Data 1	D17		I	I	I	0	0	-	1	Dai	D17	0	0	1	1	
Dat	D18	0	1	0	-						D18	0	0	0	0	
	D19	0	0	-	-	I	l	I	I	ress	D19	0	0	0	0	
Address	D23 to D20									Address	D23 to D20			-		
purumur)					TRACKING	MODE				omemao C				OLLEC -		
Reg-	ister				C	٨				Reg-	ister		ç	o		

		KRAM DATA (K00) SLED INPUT GAIN	KRAM DATA (K01) SLED LOW BOOST FILTER A-H	KRAM DATA (K02) SLED LOW BOOST FILTER A-L	KRAM DATA (K03) SLED LOW BOOST FILTER B-H	KRAM DATA (K04) SLED LOW BOOST FILTER B-L	KRAM DATA (K05) SLED OUTPUT GAIN	KRAM DATA (K06) FOCUS INPUT GAIN	KRAM DATA (K07) SLED AUTO GAIN	KRAM DATA (K08) FOCUS HIGH CUT FILTER A	KRAM DATA (K09) FOCUS HIGH CUT FILTER B	KRAM DATA (K0A) FOCUS LOW BOOST FILTER A-H	KRAM DATA (K0B) FOCUS LOW BOOST FILTER A-L	KRAM DATA (K0C) FOCUS LOW BOOST FILTER B-H	KRAM DATA (K0D) FOCUS LOW BOOST FILTER B-L	KRAM DATA (K0E) FOCUS PHASE COMPENSATE FILTER A	KRAM DATA (K0F) FOCUS DEFECT HOLD GAIN
	DO	KD0	KD0	KD0	KDO	KDO	KD0	KDO	KD0	KD0	KD0	KDO	KD0	KD0	KD0	KD0	KD0
Data 2	Б	Б	ξ	ð	КD	KD1	ð	KD1	Б Б	КD КD	ξ	KD1	ð	ξ	КD КD	Б Б	KD1
Da	D2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2
	ß	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
Data 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Dai	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	-	0	-	0	-	0	1	0	-	0	-	0	-	0	1
Address 4	60	0	0	-	-	0	0	٢	-	0	0	-	-	0	0	~	-
Addr	D10	0	0	0	0	-	~	٢	-	0	0	0	0	-	~	~	-
	D11	0	0	0	0	0	0	0	0	-	~	-	-	~	-	-	-
Address 3	D15 to D12																
Address 2	D19 to D16																
Address 1	D23 to D20																
	Command									06660							
Reg-	ister								c	0							
									20								

Command Table (\$340X)

\$341X)
Table (
Command

		KRAM DATA (K10) FOCUS PHASE COMPENSATE FILTER B	KRAM DATA (K11) FOCUS OUTPUT GAIN	KRAM DATA (K12) ANTI SHOCK INPUT GAIN	KRAM DATA (K13) FOCUS AUTO GAIN	KRAM DATA (K14) HPTZC / AUTO GAIN HIGH PASS FILTER A	KRAM DATA (K15) HPTZC / AUTO GAIN HIGH PASS FILTER B	KRAM DATA (K16) ANTI SHOCK HIGH PASS FILTER A	KRAM DATA (K17) HPTZC / AUTO GAIN LOW PASS FILTER B	KRAM DATA (K18) FIX	KRAM DATA (K19) TRACKING INPUT GAIN	KRAM DATA (K1A) TRACKING HIGH CUT FILTER A	KRAM DATA (K1B) TRACKING HIGH CUT FILTER B	KRAM DATA (K1C) TRACKING LOW BOOST FILTER A-H	KRAM DATA (K1D) TRACKING LOW BOOST FILTER A-L	KRAM DATA (K1E) TRACKING LOW BOOST FILTER B-H	KRAM DATA (K1F) TRACKING LOW BOOST FILTER B-L
	DO	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KDO
Data 2	Б	КD КD	Б Б	5 2	ð	5 2	5 2	ð	Б Б	Б Б	ð	5 2	5 2	БЪ Т	5 2	Б Т	КD КD
Da	D2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2
	D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
Data 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Dat	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-
Address 4	60	0	0	-	-	0	0	-	1	0	0	-	-	0	0	-	-
Addre	D10	0	0	0	0	-	-	-	-	0	0	0	0	-	-	1	-
	D11	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	~
Address 3	D15 to D12																
Address 2	D19 to D16																
Address 1	D23 to D20									-							
										36LECI							
Reg-	ister								c	0							
<u>ــــــــــــــــــــــــــــــــــــ</u>									_ 21								

(\$342X)
Table
Command

		KRAM DATA (K20) TRACKING PHASE COMPENSATE FILTER A	KRAM DATA (K21) TRACKING PHASE COMPENSATE FILTER B	KRAM DATA (K22) TRACKING OUTPUT GAIN	KRAM DATA (K23) TRACKING AUTO GAIN	KRAM DATA (K24) FOCUS GAIN DOWN HIGH CUT FILTER A	KRAM DATA (K25) FOCUS GAIN DOWN HIGH CUT FILTER B	KRAM DATA (K26) FOCUS GAIN DOWN LOW BOOST FILTER A-H	KRAM DATA (K27) FOCUS GAIN DOWN LOW BOOST FILTER A-L	KRAM DATA (K28) FOCUS GAIN DOWN LOW BOOST FILTER B-H	KRAM DATA (K29) FOCUS GAIN DOWN LOW BOOST FILTER B-L	KRAM DATA (K2A) FOCUS GAIN DOWN PHASE COMPENSATE FILTER A	KRAM DATA (K2B) FOCUS GAIN DOWN DEFECT HOLD GAIN	KRAM DATA (K2C) FOCUS GAIN DOWN PHASE COMPENSATE FILTER B	KRAM DATA (K2D) FOCUS GAIN DOWN OUTPUT GAIN	KRAM DATA (K2E) NOT USED	KRAM DATA (K2F) NOT USED
-	DO		× F		× F	N N N	N N N N N N N N N N N N N N N N N N N	а С Х Ш	а Д Х Ш	N N N N N N N N N N N N N N N N N N N	а С Х Ш	N N N N N N N N N N N N N N N N N N N	а С Х Ш	а С Х К	а С Х Ш		
5	Б	τΩ X	ξ Υ	5 X	KD X	ξ Υ	ξΩ ¥	5 X	τΩ Σ	KD X	τΩ Σ	5 X	5 T	5 T	5 X	5 T	Б Т Т
Data 2	D2	KD2 KD2	KD2	KD2 KD2	KD2	KD2	KD2	KD2 KD2	KD2 KD2	KD2	KD2 KD2	KD2 KD2	KD2	KD2 KD2	KD2 KD2	KD2 KD2	KD2 KD2
	D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
-	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5 -
Data 1	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	-	0	-	0	-	0	-	0	-	0	~	0	-	0	-
ss 4	60	0	0	-	-	0	0	-	-	0	0	-	-	0	0	-	-
Address 4	D10	0	0	0	0	-	-	-	-	0	0	0	0	-	-	-	-
	D11	0	0	0	0	0	0	0	0	~	-	~	-	-	-	-	~
Address 3	D15 to D12																
Address 2	D19 to D16																
Address 1	D23 to D20									-							
										96 FEC							
Reg-	ister								c	0							
L		I							- 22								

(\$343X)
Table
Command

		KRAM DATA (K30) SLED INPUT GAIN (when TGup2 is accessed with SFSK = 1)	KRAM DATA (K31) ANTI SHOCK LOW PASS FILTER B	KRAM DATA (K32) NOT USED	KRAM DATA (K33) ANTI SHOCK HIGH PASS FILTER B-H	KRAM DATA (K34) ANTI SHOCK HIGH PASS FILTER B-L	KRAM DATA (K35) ANTI SHOCK FILTER COMPARATE GAIN	KRAM DATA (K36) TRACKING GAIN UP2 HIGH CUT FILTER A	KRAM DATA (K37) TRACKING GAIN UP2 HIGH CUT FILTER B	KRAM DATA (K38) TRACKING GAIN UP2 LOW BOOST FILTER A-H	KRAM DATA (K39) TRACKING GAIN UP2 LOW BOOST FILTER A-L	KRAM DATA (K3A) TRACKING GAIN UP2 LOW BOOST FILTER B-H	KRAM DATA (K3B) TRACKING GAIN UP2 LOW BOOST FILTER B-L	KRAM DATA (K3C) TRACKING GAIN UP PHASE COMPENSATE FILTER A	KRAM DATA (K3D) TRACKING GAIN UP PHASE COMPENSATE FILTER B	KRAM DATA (K3E) TRACKING GAIN UP OUTPUT GAIN	KRAM DATA (K3F) NOT USED
	DO	KD0 (w	KD0 KF	KD0 NG	KD0 AN	KD0 AN	KD0 AN	KD0 AT	KD0 TF	KD0 KF	KD0 AT	KD0 AF	KD0 H	AD AT AT	KD0 AT	AD AT AT	KD0 KF
	D1 D	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI	KD1 KI
Data 2	D2 D	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI	KD2 KI
	D3 D	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI	KD3 KI
	D4 D	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI	KD4 KI
	D5 D	KD5 KD	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KD	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KC	KD5 KD
Data 1			KD6 KD			KD6 KD							KD6 KD	KD6 KC	KD6 KD	KD6 KD	KD6 KD
	7 D6	77 KD6		07 KD6	07 KD6		07 KD6	07 KD6	07 KD6	07 KD6	07 KD6	07 KD6					
<u> </u>	8 D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
4	9 D8	0	1	0	-	0	-	0	-	0	-	0	-	0	-	0	-
Address 4	0 D9	0	0	-	-	0	0	-	-	0	0	-	-	0	0	~	1
Adi	1 D10	0	0	0	0	-	-	-	-	0	0	0	0	-	-	~	-
	2 D11	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Address 3	D15 to D12								0011								
Address 2	D19 to D16								0100								
Address 1	D23 to D20								0011								
									SELECT								
Reg-	ister								e								
L									23 –								

		KRAM DATA (K40) TRACKING HOLD FILTER INPUT GAIN	KRAM DATA (K41) TRACKING HOLD FILTER A-H	KRAM DATA (K42) TRACKING HOLD FILTER A-L	KRAM DATA (K43) TRACKING HOLD FILTER B-H	KRAM DATA (K44) TRACKING HOLD FILTER B-L	KRAM DATA (K45) TRACKING HOLD FILTER OUTPUT GAIN	KRAM DATA (K46) TRACKING HOLD INPUT GAIN (when TGup2 is accessed with THSK = 1)	KRAM DATA (K47) NOT USED	KRAM DATA (K48) FOCUS HOLD FILTER INPUT GAIN	KRAM DATA (K49) FOCUS HOLD FILTER A-H	KRAM DATA (K4A) FOCUS HOLD FILTER A-L	KRAM DATA (K4B) FOCUS HOLD FILTER B-H	KRAM DATA (K4C) FOCUS HOLD FILTER B-L	KRAM DATA (K4D) FOCUS HOLD FILTER OUTPUT GAIN	KRAM DATA (K4E) NOT USED	KRAM DATA (K4F) NOT USED
	DO	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KDO	KD0	KD0	KD0	KD0
Data 2	5	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1
Dat	D2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2
	D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
a 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Data	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	1	0	1	0	1	0	1	0	1	0	1	0	-	0	1
Address 4	6 D	0	0	~	١	0	0	~	١	0	0	٢	٢	0	0	١	-
Addr	D10	0	0	0	0	1	1	-	١	0	0	0	0	-	-	1	-
	D11	0	0	0	0	0	0	0	0	۲	~	~	~	~	~	~	-
Address 3	D15 to D12								0100								
Address 2	D19 to D16								0100								
Address 1	D23 to D20								0011								
									SELECT								
Reg-	ister								ო								
									24 -								

Command Table (\$344X)

-

×
ш
—
~
ຕ
0
H
5
×
ίΩÔ.
#
2
€
-
ð
e
-
-
abl
-
Tabl
d Tabl
Id Tabl
and Tabl
and Tabl
mand Tabl
mand Tabl
and Tabl

Comr	Command Table (\$348X to 34FX)	\$348X to \$	34FX)																	
Reg-	pueuuuu	Address 1	Address 2		Address 3	sss 3			Data 1	a 1			Data 2	12			Data 3	3		
ister		D23 to D20	D19 to D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	8	
				-	0	0	0	PGFS1	PGFS0	PGFS1 PGFS0 PFOK1 PFOK0	PFOK0	0	0	0	0	MRT1	MRT0	0	0	PGFS, PFOK, MIRR
				1	0	0	-	0	0	0	0	0	0	0	0	0	0	0	0	
				-	0	-	0	AD SEL	СОРҮ EN	EMPH	CAT I b8	DOUT EN	DOUT	DOUT WOD	MIN EN	DOUT EN2	0	0	0	DOUT
				-	0	-	~	SFBK1 SFBK2	SFBK2	0	0	0	0	0	0	0	0	0	0	Booster Surf Brake
				-	~	0	0	THBON	FHBON	THBON FHBON TLB10N FLB10N TLB20N	FLB10N	TLB2ON	0	HBST1 HBST0		LB1S1	LB1S0 L	LB2S1 L	LB2S0	Booster
ო	SELECT	0011	0100	-	~	0	-	FAON	TAON SAON	SAON	0	FAOZ	TAOZ	SAOZ	0	0	0	0	0	Servo DAC output
						Address 3	sss 3	1		Data 1	1 E		Data 2	2			Data 3	e		
				D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	
								~	0	FBL9	FBL8	FBL7	FBL6 FBL5 FBL4	FBL5		FBL3	FBL2 FBL1	-BL1	I	FCS Bias Limit
				-	~	~	~	0	~	FB9	FB8	FB7	FB6	FB5	FB4	FB3	FB2	FB1	I	FCS Bias Data
								0	0	TV9	TV8	TV7	TV6	TV5	TV4	TV3	TV2	17	TV0	Traverse Center Data

---: Don't care

_
\mathbf{x}
Ш
ŝ
5
×
ŝ
ñ
€
a)
ž
Ę.
Ë
Ξ.
p
S
ě
Ξ
ō
Ű
-

										۲			
			FCS search, AGF	TRK jump, AGT	FZC, AGC, SLD move	DC measure, cancel	Serial data read out	FCS Bias, Gain, Surf jump/brake	Mirr, DFCT, FOK	TZC, Cout, Bottom, Mirr	SLD filter	Filter	Clock, others
		DO	FG0	TG0	AGHT	TLCO	0	MTIO	0	0	0	XT1D	0
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td>a 4</td> <td>D1</td> <td>FG1</td> <td>TG1</td> <td>AGHS</td> <td>TLC1</td> <td>0</td> <td>INBK</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td>AGHF</td>	a 4	D1	FG1	TG1	AGHS	TLC1	0	INBK	0	0	0		AGHF
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td>Dat</td> <td>D2</td> <td>FG2</td> <td></td> <td>AGV2</td> <td>TLC2</td> <td>0</td> <td>SJHD</td> <td>0</td> <td>0</td> <td>0</td> <td>MDFI</td> <td>SRO0</td>	Dat	D2	FG2		AGV2	TLC2	0	SJHD	0	0	0	MDFI	SRO0
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td></td> <td>D3</td> <td>FG3</td> <td>TG3</td> <td>AGV1</td> <td>FLC1</td> <td>0</td> <td></td> <td>RINT</td> <td>0</td> <td>0</td> <td>COIN</td> <td>SR01</td>		D3	FG3	TG3	AGV1	FLC1	0		RINT	0	0	COIN	SR01
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td></td> <td>D4</td> <td></td> <td>TG4</td> <td>AGGT</td> <td>TCLM</td> <td>0</td> <td>TPSO</td> <td>D1V1</td> <td>MRCO</td> <td>0</td> <td>LKIN</td> <td>LPAS</td>		D4		TG4	AGGT	TCLM	0	TPSO	D1V1	MRCO	0	LKIN	LPAS
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td>a 3</td> <td>D5</td> <td>FG5</td> <td>TG5</td> <td>AGGF</td> <td>TBLM</td> <td>0</td> <td>TPS1</td> <td>D1V2</td> <td>MRC1</td> <td>0</td> <td>0</td> <td>FTQ</td>	a 3	D5	FG5	TG5	AGGF	TBLM	0	TPS1	D1V2	MRC1	0	0	FTQ
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td>Dat</td> <td>D6</td> <td>FG6</td> <td>TG6</td> <td></td> <td>LKSW</td> <td>0</td> <td>FPS0</td> <td>D2V1</td> <td>BTS0</td> <td>0</td> <td>TLCD</td> <td>ASFG</td>	Dat	D6	FG6	TG6		LKSW	0	FPS0	D2V1	BTS0	0	TLCD	ASFG
Address 1 Address 2 Data 1 Data 3 Command D23 to D20 D19 D18 D17 D16 D13 D11 D10 D9 D8 0 1 0 1 0 1 F1 F10 FS5 FS1 FS0 D3 D3 </td <td></td> <td>D7</td> <td>FTZ</td> <td>SFJP</td> <td>AGS</td> <td>DFSW</td> <td>0</td> <td>FPS1</td> <td>D2V2</td> <td>BTS1</td> <td>0</td> <td>DF1S</td> <td></td>		D7	FTZ	SFJP	AGS	DFSW	0	FPS1	D2V2	BTS1	0	DF1S	
		D8	FS0	OLT	SMO	AGT I	SD0	TJD0			TLD0	T3UM	DRRO
Address 1Address 2CommandD23 to D20D19D17D16D15D23 to D20D19D18D17D16D16D20110TD2C01111FT101111FZH101111110111D2C1101100110110111101111110111111101111111011111110	a 2	D9	FS1	TJ1	SM1		SD1		SFOX	MOT2	TLD1	T3NM	DRR1
Address 1Address 2CommandD23 to D20D19D17D16D15D23 to D20D19D18D17D16D16D20110TD2C01111FT101111FZH101111110111D2C1101100110110111101111110111111101111111011111110	Dat	D10	FS2	TJ2	SM2	RFLC	SD2	FBV0	MAX1	сот1	TLD2	TIUM	DRR2
Address 1Address 2CommandD23 to D20D19D17D16D15D23 to D20D19D18D17D16D16D20110TD2C01111FT101111FZH101111110111D2C1101100110110111101111110111111101111111011111110		D11	FS3	TJ3	SM3	RFLM	SD3	FBV1	MAX2	COT2	0	TINM	0
Address 1Address 2CommandD23 to D20D19D17D16D15D23 to D20D19D18D17D16D16D20110TD2C01111FT101111FZH101111110111D2C1101100110110111101111110111111101111111011111110		D12	FS4	TJ4	SM4	FLCO	SD4	FBUP	SDF1	CETF	THSK	F3DM	XT2D
Address 1Address 2CommandD23 to D20D19D17D16D15D23 to D20D19D18D17D16D16D20110TD2C01111FT101111FZH101111110111D2C1101100110110111101111110111111101111111011111110	a 1	D13	FS5	TJ5	SM5	FLM	SD5	FBSS	SDF2	CETZ	THID	F3NM	XT4D
Address 1Address 2CommandD23 to D20D19D18D17D16D15D23 to D20D19D18D17D16D16D20110TD2CD01110TD2CD11111FZHD10111FZHD10110UCIMSELECT001110110D001110100SELECT00111011SFD2D1101100T11011SFD2D1110111D111101SFD2D1111101D1111110D1111110D1111110D1111110D1111110D1111110D1111110D111111	Dat	D14	FТО	DTZC	FZSL	VCLC	SD6	FBON	SF01	COTS	SFSK	F1DM	AGC4
Address 1Address 2CommandD23 to D20D19D18D17D16D23 to D20D19D18D17D16D2DDDDDD3DDDDD		D15	FT1	TDZC	FZSH	VCLM	DAC	0	SF02	coss	SFID	F1NM	0
Address 1 Address 1 Address 1 Command D23 to D20 D19 D18 D23 to D20 D19 D18 0 1 0 1 0 1 1 0 1 0 1 0 1 1 1 0 1 1 1 1 0 1 1 0 1 1 1 1 0 1		D16	1	0	1		-	0	-	0	-	0	1
Address 1 Address 1 Command D23 to D20 D19 D23 to D20 D19 0 SELECT 0 0 1 1 1 SELECT 0 0 1 1 1	ess 2	D17	0	1	١	0	0	1	-	0	0	.	1
Command Address 1 Command D23 to D20 SELECT 0 0 1 1	Addre	D18	1	1	-	0	0	0	0	-	-	-	1
SELECT		D19	0	0	0	-	~	-	~	-	-	~	-
0)	Address 1	D23 to D20						0011					
Reg- ister								SELECT					
	Reg-	ister						б					

Ж
5
(\$4X
able (
d Ta
anc
Comr

	_					2 2	0	8		õ		_ 0	are
	DO				.	2 VCO2	PLMO	ATD8	~	SRPO	0	/ INV VPCO	-: Don't care
Data 4	D1	Ι	I		5	XVCO2 THRU	PLM1	ATD9	~	SRP1	0	FCSW	
Da	D2	I	I		4	VCO1 CS0	PLM2	ATD10	4	SRP2	VP CTL0	Gain CAV0	
	D3	Ι	I		8	VC01 CS1	PLM3	ATTCH SEL	8	SRP3	VP CTL1	Gain CAV1	
	DO	0	0	0	16	KSL0	0	BBSL	16	SFP0	VP0	VPON	
Data 3	D1	0	0	0	32	KSL1	SYCOF	BSBST	32	SFP1	VP1	LPWR VPON	
Dat	D2	0	0	0	64	KSL2	DAC ATT	FMUT	64	SFP2	VP2	HIFC	
	D3	LSSL	0	0	128	KSL3	DAC EMP	DCOF	128	SFP3	VP3	VC2C	
	DO	MT0	0	KFO	256	VCO SEL2	XWOC	SOC2	256	PCC0	VP4	SFSL	
a 2	D1	MT1	0	KF1	512	SOCTO	FLFC	MCSL	512	PCC1	VP5	ICAP	
Data 2	D2	MT2	0	KF2	1024	ASHS	BiliGL SUB	PCT2	1024	Gain DCLV0	VP6	SPDC	
	D3	MT3	0	KF3	2048	VCO SEL1	Biligl MAIN	PCT1	2048	Gain DCLV1	VP7	EPWM SPDC	
	DO	ASO	TRO	SD0	4096	WSEL	DPLL	АТТ	4096	Gain MDS0	CLVS Gain	CMO	
a 1	D1	AS1	TR1	SD1	8192	DOUT Mute-F	ASEQ ON/OFF	Mute	8192	Gain MDS1	đ	CM1	
Data 1	D2	AS2	TR2	SD2	16384	DOUT Mute	DSPB ON/OFF	0	16384	Gain MDP0	ЦВ	CM2	
	D3	AS3	TR3	SD3	32768	ROM ROM	DCLV	0	32768	Gain MDP1	DCLV PWM MD	CM3	
	DO	0	~	0	٢	0	-	0	-	0	-	0	
ess	D1	0	0	-	٢	0	0	-	-	0	0	-	
Address	D2	1	~	~	L L	0	0	0	0	-	-	1	
	D3	0	0	0	0	-	-	-	-	-	-	-	
Command		Auto sequence	Blind (A, E), Brake (B), Overflow (C, G)	Sled KICK, BRAKE (D), KICK (F)	Auto sequence (N) track jump count setting	MODE specification	Function specification	Audio CTRL	Traverse monitor counter setting	Spindle servo coefficient setting	CLV CTRL	SPD mode	
Reg-	ister	4	Ð	9	7	œ	ര	A	۵	U	٥	ш	

SONY

- 27 -

cont.
ЭX
5
(\$4X
Table
Command
U

Reg-								Data 5	1 5			Data 6	a 6			Data 7	7	
ister	Command	Address	Data 1	Data z	Data 3	Data 4	D3	D2	5	ß	D3	D2	Б	8	B3	D2	5	8
œ	MODE specification	1 0 0					ERC4 SCOR SCSY SOCT1 0	SCOR	scsY \$	SOCT1	0	0	OUTL	0	0 OUTL 0 FSTIN 0		0	0
6	Function specification	1001					DAC SMUTL	DAC DAC DAC SMUT ZDPL	ZMUT	ZDPL	0	0	0	SLBS DIV4	DIV4	DSP DSSP DAC SLEEP SLEEP	SSP SLEEP S	DAC
4	A Audio CTRL	1 0 1 0					ATD7	atdy atd6 atd5 atd4 atd3 atd2 atd1 atd0	ATD5	ATD4	ATD3	ATD2	ATD1	ATD0	I	I	I	I
υ	Spindle servo coefficient setting	1 1 0 0					EDC7	EDC7 EDC6 EDC5 EDC4 EDC3 EDC2 EDC1 EDC0	EDC5	EDC4	EDC3	EDC2	EDC1	EDC0				

—: Don't care

§ 1-3. CPU Command Presets

Command Preset Table (\$0X to 344X)

a 4 Data 5	D5 D4 D3 D2 D1 D0	0000 SERVO OFF,			a 4 Data 5	D5 D4 D3 D2 D0 D0	SLED KICK LEVEL (±1 × basic value) (Default)	a 1 Data 2	D5 D4 D3 D2 D0 D0	See "Coefficient ROM Preset Values Table". (\$3400XX to \$344fXX)		
Data 4	D6	I	I	I	Data 4	D6		Data	D6	reset Va		
	D7		I	I		D7			D7	OM P		
	D8	1	I	I		D8			D8	cient R		
Data 3	6 0	1	1	I	Data 3	6 D		Address 3	6	Coeffic		
Da	D10	1	I	I	Da	D10		Add	D10	See "Co		
	D11	I	I	Ι		D11			D11	0 0		
	D12	I	I	Ι		D12			D12			
Data 2	D13	I	I	Ι	Data 2	D13		Address 2	D13			
Da	D14	I	I	Ι	Da	D14		Addr	D14			
	D15	I	I	I		D15			D15			
	D16	0	~	0	Data 1	D16	0	D16		D16	0	
Data 1	D17	0	0	0	Da	D17	0		D17	0		
Da	D18	0	0	0		D18	0	ess 1	D18	~		
	D19	0	0	0	Address	D19	0	Address 1	D19	0		
Address	D23 to D20	0000	0001	0010	Add	D23 to D20	0011		D23 to D20 D19 D18	0011		
		FOCUS CONTROL	TRACKING CONTROL	TRACKING MODE				OEL ECT	0 CELEC			
Reg-	ister	0	-	7	Reg-	ister		ç	0			

34FX)
\$348X to
: Table (
I Preset
commanc

Com	Command Preset Table (\$348X to 34FX)	t Table (\$3	48X to 34	FX)																
Reg-		Address 1	Address 2		Address 3	ss 3			Data 1	a 1			Data 2	12			Data 3	3		
ister		D23 to D20	D19 to D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	
				-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PGFS, PFOK, MIRR
				~	0	0		0	0	0	0	0	0	0	0	0	0	0	0	CAV control
				.	0	.	0	0	0	0	-	0	-	0	.	0	0	0	0	DOUT
				~	0	~	-	0	0	0	0	0	0	0	0	0	0	0	0	Booster Surf Brake
				~	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Booster
ო	SELECT	0011	0100	~	-	0	~	0	0	0	0	0	0	0	0	0	0	0	0	Servo DAC output
						Address 3	ess 3			Data	a 1		Data 2	a 2			Data	в		
				D15	D14	D13	D12	D11	D10	6	D8	D7	D6	D5	D 4	D3	D2	5	8	
								-	0	0	0	0	0	0	0	0	0	0	0	FCS Bias Limit
				~	-	~	~	0	-	0	0	0	0	0	0	0	0	0	0	FCS Bias Data
								0	0	0	0	0	0	0	0	0	0	0	0	Traverse Center Data

3FX)
5X to
le (\$3
t Tabl
Preset
mand
DO

			ш		move	lcel	out			'n, Mirr			
			FCS search, AGF	TRK jump, AGT	FZC, AGC, SLD move	DC measure, cancel	Serial data read out	FCS Bias, Gain, Surf jump/brake	Mirr, DFCT, FOK	TZC, Cout, Bottom, Mirr	SLD filter	Filter	Clock, others
		DO	1	0	0	0	0	0	0	0	0	0	0
	Data 4	D1	0	٢	Ļ	0	0	0	0	0	0	0	0
	Da	D2	-	1	0	0	0	0	0	0	0	0	0
		D3	-	-	Ţ	0	0	0	0	0	0	0	0
		D4	0	0	1	0	0	0	1	0	0	0	0
	Data 3	D5	-	F	~	0	0	0	0	0	0	0	0
	Dat	D6	0	0	0	0	0	0	-	0	0	0	0
		D7	0	0	Ļ	0	0	0	0	Ļ	0	0	0
		D8	0	0	0	0	0	0	0	0	0	0	0
	Data 2	D9	0	٢	0	0	0	0	0	0	0	0	0
	Dai	D10	0	١	0	0	0	0	0	0	0	0	0
		D11	1	1	0	0	0	0	0	0	0	0	0
		D12	1	0	1	0	0	0	0	0	0	0	0
	Data 1	D13	0	0	0	0	0	0	1	0	0	0	0
		D14	-	0	-	0	0	0	-	0	0	0	0
		D15	0	0	0	0	0	0	-	0	0	0	0
		D16	-	0	Ļ	0	١	0	-	0	٢	0	٢
_	Address 2	D17	0	1	ſ	0	0	-	-	0	0	٢	٢
3FX	Addr	D18	-	ſ	Ļ	0	0	0	0	Ļ	ſ	٢	٢
5X to		D19	0	0	0	~	٢	-	-	Ļ	Ļ	٢	F
Table (\$3	Address 1	D23 to D20						0011					
Command Preset Table (\$35X to 3FX)	Juemand							SELECT					
Comm	Reg-	ister						ю					

to EX)
(\$4X
Table
Preset
Command

	ß	I	I		0	0	-	0	0	-	0	0	t care
	51				0	0	0	0	0	.	0	0	-: Don't care
Data 4	D2				0	0	0	~	0	0	0	0	
	D3				0	0	-	0	0	0	0	0	
	ß	0	0	0	0	0	0	0	0	0	0	0	
Data 3	Б	0	0	0	0	0	0	0	0	0	0	0	
Dat	D2	0	0	0	0	0	0	0	0	1	0	0	
	D3	0	0	0	0	0	0	0	0	-	0	0	
	DO	0	0	0		0	-	0	1	0	0	0	
1 2	D1	0	0	0	0	0	0	0	0	0	0	0	
Data	D2	0	0	0	0	0	0	0	0	0	0	0	
	D3	0	0	0	0	0	0	0	0	0	0	0	
	DO	0	-	-	0	0	-	~	0	0	0	0	
1	5	0	0	-	0	0	0	~	0	0	0	0	
Data 1	D2	0	-	-	0	0	0	0	0	0	0	0	
	D3	0	0	0	0	0	-	0	0	0	0	0	
	DO	0		0		0	-	0	1	0	-	0	
SSE	5	0	0	-		0	0	-	1	0	0	1	
Address	D2	-	-	-	~	0	0	0	0	-	-	1	
	D3	0	0	0	0	-	-	~	1	-	~	1	
pucamo J		Auto sequence	Blind (A, E), Brake (B), Overflow (C, G)	Sled KICK, BRAKE (D), KICK (F)	Auto sequence (N) track jump count setting	MODE specification	Function specification	Audio CTRL	Traverse monitor counter setting	Spindle servo coefficient setting	CLV CTRL	SPD mode	
Reg-	ister	4	5	9	7	8	ი	A	В	ပ	۵	ш	

	DO	0	0		
Data 7	D1	0	0		Ι
Dai	D2	0	0	Ι	Ι
	D3	0	0	I	I
	DO	0	0	0	0
Data 6	D1	0	0	0	0
Dat	D2	0	0	0	0
	D3	0	0	0	0
	DO	0	0	0	0
Data 5	D1	0	0	0	0
Dat	D2	0	0	0	0
	D3	0	0	0	0
Data A	Lala +				
Data 3	רמום ט				
C ofo	Dala A				
Data 1					
Address		1 0 0 0	1 0 0 1	1010	1 1 0 0
Command		MODE specification	Function specification	A Audio CTRL	Spindle servo coefficient setting
Reg-	ister	ω	6	A	C

– 31 –

<Coefficient ROM Preset Values Table (1)>

ADDRESS	DATA	CONTENTS
K00	E0	SLED INPUT GAIN
K01	81	SLED LOW BOOST FILTER A-H
K02	23	SLED LOW BOOST FILTER A-L
K03	7F	SLED LOW BOOST FILTER B-H
K04	6A	SLED LOW BOOST FILTER B-L
K05	10	SLED OUTPUT GAIN
K06	14	FOCUS INPUT GAIN
K07	30	SLED AUTO GAIN
K08	7F	FOCUS HIGH CUT FILTER A
K09	46	FOCUS HIGH CUT FILTER B
K0A	81	FOCUS LOW BOOST FILTER A-H
K0B	1C	FOCUS LOW BOOST FILTER A-L
K0C	7F	FOCUS LOW BOOST FILTER B-H
K0D	58	FOCUS LOW BOOST FILTER B-L
K0E	82	FOCUS PHASE COMPENSATE FILTER A
KOF	7F	FOCUS DEFECT HOLD GAIN
K10	4E	FOCUS PHASE COMPENSATE FILTER B
K11	32	FOCUS OUTPUT GAIN
K12	20	ANTI SHOCK INPUT GAIN
K13	30	FOCUS AUTO GAIN
K14	80	HPTZC / Auto Gain HIGH PASS FILTER A
K15	77	HPTZC / Auto Gain HIGH PASS FILTER B
K16	80	ANTI SHOCK HIGH PASS FILTER A
K17	77	HPTZC / Auto Gain LOW PASS FILTER B
K18	00	Fix*
K19	F1	TRACKING INPUT GAIN
K1A	7F	TRACKING HIGH CUT FILTER A
K1B	3B	TRACKING HIGH CUT FILTER B
K1C	81	TRACKING LOW BOOST FILTER A-H
K1D	44	TRACKING LOW BOOST FILTER A-L
K1E	7F	TRACKING LOW BOOST FILTER B-H
K1F	5E	TRACKING LOW BOOST FILTER B-L
K20	82	TRACKING PHASE COMPENSATE FILTER A
K21	44	TRACKING PHASE COMPENSATE FILTER B
K22	18	TRACKING OUTPUT GAIN
K23	30	TRACKING AUTO GAIN
K24	7F	FOCUS GAIN DOWN HIGH CUT FILTER A
K25	46	FOCUS GAIN DOWN HIGH CUT FILTER B
K26	81	FOCUS GAIN DOWN LOW BOOST FILTER A-H
K27	ЗA	FOCUS GAIN DOWN LOW BOOST FILTER A-L
K28	7F	FOCUS GAIN DOWN LOW BOOST FILTER B-H
K29	66	FOCUS GAIN DOWN LOW BOOST FILTER B-L
K2A	82	FOCUS GAIN DOWN PHASE COMPENSATE FILTER A
K2B	44	FOCUS GAIN DOWN DEFECT HOLD GAIN
K2C	4E	FOCUS GAIN DOWN PHASE COMPENSATE FILTER B
K2D	1B	FOCUS GAIN DOWN OUTPUT GAIN
K2E	00	NOT USED
K2F	00	NOT USED

 * Fix indicates that normal preset values should be used.

<Coefficient ROM Preset Values Table (2)>

ADDRESS	DATA	CONTENTS
K30	80	SLED INPUT GAIN (Only when TRK Gain Up2 is accessed with SFSK = 1.)
K31	66	ANTI SHOCK LOW PASS FILTER B
K32	00	NOT USED
K33	7F	ANTI SHOCK HIGH PASS FILTER B-H
K34	6E	ANTI SHOCK HIGH PASS FILTER B-L
K35	20	ANTI SHOCK FILTER COMPARATE GAIN
K36	7F	TRACKING GAIN UP2 HIGH CUT FILTER A
K37	3B	TRACKING GAIN UP2 HIGH CUT FILTER B
K38	80	TRACKING GAIN UP2 LOW BOOST FILTER A-H
K39	44	TRACKING GAIN UP2 LOW BOOST FILTER A-L
K3A	7F	TRACKING GAIN UP2 LOW BOOST FILTER B-H
K3B	77	TRACKING GAIN UP2 LOW BOOST FILTER B-L
K3C	86	TRACKING GAIN UP PHASE COMPENSATE FILTER A
K3D	0D	TRACKING GAIN UP PHASE COMPENSATE FILTER B
K3E	57	TRACKING GAIN UP OUTPUT GAIN
K3F	00	NOT USED
K40	04	TRACKING HOLD FILTER INPUT GAIN
K41	7F	TRACKING HOLD FILTER A-H
K42	7F	TRACKING HOLD FILTER A-L
K43	79	TRACKING HOLD FILTER B-H
K44	17	TRACKING HOLD FILTER B-L
K45	6D	TRACKING HOLD FILTER OUTPUT GAIN
K46	00	TRACKING HOLD FILTER INPUT GAIN
		(Only when TRK Gain Up2 is accessed with THSK = 1.)
K47	00	NOT USED
K48	02	FOCUS HOLD FILTER INPUT GAIN
K49	7F	FOCUS HOLD FILTER A-H
K4A	7F	FOCUS HOLD FILTER A-L
K4B	79	FOCUS HOLD FILTER B-H
K4C	17	FOCUS HOLD FILTER B-L
K4D	54	FOCUS HOLD FILTER OUTPUT GAIN
K4E	00	NOT USED
K4F	00	NOT USED

CXD3021R

§ 1-4. Description of SENS Signals

SENS output

Microcomputer serial register (latching not required)	ASEQ = 0	ASEQ = 1	Output data length	
\$0X	Z	FZC	—	
\$1X	Z	AS	_	
\$2X	Z	TZC	_	
\$38	Z	AGOK*	—	
\$38	Z	XAVEBSY*	_	
\$30 to 37	Z	SSTP	_	
\$3A	Z	FBIAS Count STOP	—	
\$3B to 3F	Z	SSTP	_	
\$3904	Z	TE Avrg Reg.	9 bits	
\$3908	Z	FE Avrg Reg.	9 bits	
\$390C	Z	VC Avrg Reg.	9 bits	
\$391C	Z	TRVSC Reg.	9 bits	
\$391D	Z	FB Reg.	9 bits	
\$391F	Z	RFDC Avrg Reg.	8 bits	
\$4X	Z	XBUSY	—	
\$5X	Z	FOK	—	
\$6X	Z	0	—	
\$AX	GFS	GFS	—	
\$BX	COMP	COMP	—	
\$CX	COUT	COUT	—	
\$EX	OV64	OV64	—	
\$7X, 8X, 9X, DX, FX	Z	0		

* \$38 outputs AGOK during AGT and AGF command settings, and XAVEBSY during AVRG measurement. SSTP is output in all other cases.

Description of SENS Signals

SENS output	
Z	The SENS pin is high impedance.
XBUSY	Low while the auto sequencer is in operation, high when operation terminates.
FOK	Outputs the same signal as the FOK pin. High for "focus OK".
GFS	High when the regenerated frame sync is obtained with the correct timing.
COMP	Counts the number of tracks set with Reg.B. High when Reg.B is latched, low when the initial Reg.B number is input by CNIN.
COUT	Counts the number of tracks set with Reg.B. High when Reg.B is latched, toggles each time the Reg.B number is input by CNIN. While \$44 and \$45 are being executed, toggles with each CNIN 8-count instead of the Reg.B number.
OV64	Low when the EFM signal is lengthened by 64 channel clock pulses or more after passing through the sync detection filter.

The meaning of the data for each address is explained below.

\$4X commands

Register name	Data 1			Data 2			Data 3				
4	Command			MAX timer value			Timer range				
	AS3	AS2	AS1	AS0	MT3	MT2	MT1	MT0	LSSL	0	0

Command	AS3	AS2	AS1	AS0
Cancel	0	0	0	0
Fine Search	0	1	0	RXF
Focus-On	0	1	1	1
1 Track Jump	1	0	0	RXF
10 Track Jump	1	0	1	RXF
2N Track Jump	1	1	0	RXF
M Track Move	1	1	1	RXF

RXF = 0 Forward

RXF = 1 Reverse

• When the Focus-on command (\$47) is canceled, \$02 is sent and the auto sequence is interrupted.

• When the Track jump commands (\$44 to \$45, \$48 to \$4D) are canceled, \$25 is sent and the auto sequence is interrupted.

	MAX tim	er value			Timer range			
MT3	MT3 MT2 MT1 MT0				0	0	0	
23.2ms	11.6ms	5.8ms	2.9ms	0	0	0	0	
1.49s	0.74s	0.37s	0.18s	1	0	0	0	

• To disable the MAX timer, set the MAX timer value to 0.

\$5X commands

Timer	TR3	TR2	TR1	TR0	
Blind (A, E), Overflow (C, G)	0.18ms	0.09ms	0.045ms	0.022ms	
Brake (B)	0.36ms	0.18ms	0.09ms	0.045ms	

\$6X commands

Register name		Dat	a 1		Data 2				
6		KICK (D)				KICK (F)			
0	SD3	SD2	SD1	SD0	KF3	KF2	KF1	KF0	

Timer	SD3	SD2	SD1	SD0
When executing KICK (D) \$44 or \$45	23.2ms	11.6ms	5.8ms	2.9ms
When executing KICK (D) \$4C or \$4D	11.6ms	5.8ms	2.9ms	1.45ms

Timer	KF3	KF2	KF1	KF0
KICK (F)	0.72ms	0.36ms	0.18ms	0.09ms

\$7X commands

Auto sequence track jump count setting

Commond		Dat	ta 1			Da	ta 2			Da	ta 3			Dat	a 4	
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Auto sequence track jump count setting	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20

This command is used to set N when a 2N-track jump is executed, to set M when an M-track move is executed and to set the jump count when fine search is executed for auto sequencer.

• The maximum track count is 65,535, but note that with a 2N-track jump the maximum track jump count depends on the mechanical limitations of the optical system.

• When the track jump count is from 0 to 15, the COUT signal is counted for 2N-track jumps and M-track moves; when the count is 16 or over, the MIRR signal is counted. For fine search, the COUT signal is counted.

\$8X commands

Command		Dat	a 1		Data 2			
Commanu	D3	D2	D1	D0	D3	D2	D1	D0
MODE specification	CD- ROM	DOUT Mute	DOUT Mute-F	WSEL	VCO SEL1	ASHS	SOCT0	VCO SEL2

Command bit	C2PO timing	Processing
CDROM = 1	1-3	CDROM mode; average value interpolation and pre-value hold are not performed.
CDROM = 0	1-3	Audio mode; average value interpolation and pre-value hold are performed.

Command bit	Processing
DOUT Mute = 1	When Digital Out is on (MD2 pin = 1), DOUT output is muted.
DOUT Mute = 0	When Digital Out is on, DOUT output is not muted.

Command bit	Processing
D. out Mute F = 1	When Digital Out is on (MD2 pin = 1), DA output is muted.
D. out Mute F = 0	DA output mute is not affected when Digital Out is either on or off.

MD2	Other mute conditions*	DOUT Mute	D.out Mute F	DOUT output	DA output for 48-bit slot	DA output for 64-bit slot	
0	0	0	0			0dB	
0	0	0	1		0dB	UUB	
0	0	1	0		UUB		
0	0	1	1	OFF			
0	1	0	0	OFF		–∞dB	
0	1	0	1		–∞dB		
0	1	1	0				
0	1	1	1				
1	0	0	0	0dB	0dB	0dB	
1	0	0	1	UUD	–∞dB		
1	0	1	0		0dB		
1	0	1	1				
1	1	0	0	–∞dB		–∞dB	
1	1	0	1		–∞dB		
1	1	1	0				
1	1	1	1				

* See "Mute conditions" (1), (2), and (4) to (6) under \$AX commands for other mute conditions.

Command bit	Sync protection window width	Application
WSEL = 1	±26 channel clock	Anti-rolling is enhanced.
WSEL = 0	±6 channel clock	Sync window protection is enhanced.

* In normal-speed playback, channel clock = 4.3218MHz.

Command bit	Function
ASHS = 0	The command transfer rate to SSP is set to normal speed.
ASHS = 1	The command transfer rate to SSP is set to half speed.

* See "§ 4-8. Playback Speed" for settings.

Comm	and bit	Processing					
SOCT0	SOCT1	Processing					
0	_	Sub-Q is output from the SQSO pin.					
1	0	Each output signal is output from the SQSO pin. Input the readout clock to SQCK. (See Timing Chart 2-4.)					
1	1	The error rate is output from the SQSO pin. Input the readout clock to SQCK. (See Timing Chart 2-6.)					

-: Don't care

Command		Dat	a 2		Data 3			
Command	D3	D2	D1	D0	D3	D2	D1	D0
MODE specification	VCO SEL1	ASHS	SOCT0	VCO SEL2	KSL3	KSL2	KSL1	KSL0

See the previous page.

Command bit	Processing					
VCOSEL1 = 0	Aultiplier PLL VCO1 is set to normal speed.					
VCOSEL1 = 1	Multiplier PLL VCO1 is set to approximately twice the normal speed.					

 * This setting is valid only when the low-speed VCO is selected by VCO1 CS1 and CS0.


Comm	and bit	Processing					
KSL3	KSL2	FIOCESSING					
0	0	Output of multiplier PLL VCO1 selected by VCO1, CS1 and CS0 is 1/1 frequency-divided.					
0	1	Output of multiplier PLL VCO1 selected by VCO1, CS1 and CS0 is 1/2 frequency-divided.					
1	0	Output of multiplier PLL VCO1 selected by VCO1, CS1 and CS0 is 1/4 frequency-divided.					
1	1	Output of multiplier PLL VCO1 selected by VCO1, CS1 and CS0 is 1/8 frequency-divided.					

Command bit	Processing					
VCOSEL2 = 0	Vide-band PLL VCO2 is set to normal speed.					
VCOSEL2 = 1	Wide-band PLL VCO2 is set to approximately twice the normal speed.					


 * This setting is valid only when the low-speed VCO is selected by VCO2CS.

Comm	and bit	Processing						
KSL1	KSL0	Fiblessing						
0	0	Output of wide-band PLL VCO2 selected by VCO2CS is 1/1 frequency-divided.						
0	1	Output of wide-band PLL VCO2 selected by VCO2CS is 1/2 frequency-divided.						
1	0	Output of wide-band PLL VCO2 selected by VCO2CS is 1/4 frequency-divided.						
1	1	Output of wide-band PLL VCO2 selected by VCO2CS is 1/8 frequency-divided.						

* Block Diagram of VCO Internal Path







VCO2 internal path

Command	Data 4							
Command	D3	D2	D1	D0				
MODE specification	VCO1 CS1		XVCO2 THRU	VCO CS				

Comm	and bit	Processing					
VCO1CS1	VCO1CS0	FIGCESSING					
0	0	lo.1 (Low-speed VCO for CXD3005R)					
0	1	o.2 (Middle-speed VCO for CXD3005R)					
1	0	lo.3 (High-speed VCO for CXD3005R)					
1	1	No.4					

* The CXD3021R has four multiplier PLL VCO1s, and this command selects one of these VCO1s. Four VCOs are No.3, No.4, No.2 and No.1 in order of the maximum frequency.

Command bit	Processing				
VCO2 THRU = 0	/16M output is connected internally to VCKI.				
VCO2 THRU = 1	V16M output is not connected internally. Input the clock from VCKI.				

* This command sets internal or external connection for the VCO2 used in CAV-W mode.

Command bit	Processing				
VCO2 CS = 0	_ow-speed wide-band PLL VCO2 is selected.				
VCO2 CS = 1	High-speed wide-band PLL VCO2 is selected.				

* The CXD3021R has two wide-band PLL VCO2s, and this command selects one of these VCO2s.

* The block diagram for VCO1 and VCO2 including VCOSEL1, VCOSEL2, KSL0 to KSL3, VCO1CS0, VCO1CS1 and VCO2 CS is shown on the previous page.

Command		Dat	a 5			Dat	a 6			Dat	ta 7	
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
MODE specification	ERC4	SCOR SEL	SCSY	SOCT1	0	0	OUTL	0	FSTIN	0	0	0

Command bit	Processing					
ERC4 = 0	ERC4 = 0 C2 error double correction is performed when $DSPB = 1$.					
ERC4 = 1	C2 error quadruple correction is performed even when DSPB = 1.					

Command bit	Processing				
SCOR SEL = 0	SW signal is output.				
SCOR SEL = 1	GRSCOR (protected SCOR) is output.				

* Used when outputting GRSCOR from the FSW pin

Command bit	Processing		
SCSY = 0	No processing.		
SCSY = 1	GRSCOR (protected SCOR) synchronization is applied again.		

* Used to resynchronize GRSCOR.

The rising edge signal of this command bit is used internally. Therefore, when resynchronizing GRSCOR, first return the setting to 0 and then set to 1.

GRSCOR achieves the crystal accuracy by removing the jitter components included in the SCOR signal. This signal is synchronized with PCMDATA.

The resynchronization conditions are when GTOP = high or when the SCSY pin = high.

(Same as when SCSY = 1 is sent by the \$8X command.)

Command bit	Processing		
	No processing.		
	Outputs of C16M, FSTIO, GTOP, XUGF and XPLCK pins are low. The PDO pin output is high impedance. The power consumption can be reduced.		

Command bit	Processing
FSTIN = 0	Clock switching for servo block; internally connected. (Preset) The clock with 2/3 frequency of XTLO pin is input to the servo block. The FSTIO pin serves as the output pin which monitors the clock for the servo block.
FSTIN = 1	Clock switching for servo block; externally input. The FSTIO pin serves as the input pin. The clock for the servo block is input from the FSTIO pin.

\$9X commands

Command	Data 1				Data 2			
	D3	D2	D1	D0	D3	D2	D1	D0
Function specification	DCLV ON-OFF	DSPB ON-OFF	A.SEQ ON-OFF	D.PLL ON-OFF	BiliGL MAIN	BiliGL SUB	FLFC	xwoc

Command bit	CLV mode	Contents			
	CLVS mode	FSW = low, MON = high, MDS = Z; MDP = servo control signal, carrier frequency of 230Hz at $T_B = 0$ and 460Hz at $T_B = 1$.			
DCLV on/off = 0	CLVP mode	FSW = Z, MON = high; MDS = speed control signal, carrier frequency of 7.35kHz; MDP = phase control signal, carrier frequency of 1.8kHz.			
DCLV on/off = 1 (FSW, MON not required)	CLVS and CLVP modes	When DCLV PWM and MD = 1 (Prohibited in CLV-W and CAV-W modes)	MDS = PWM polarity signal, carrier frequency of 132kHz MDP = PWM absolute value output (binary), carrier frequency of 132kHz		
		When DCLV PWM and MD = 0	MDS = Z MDP = ternary PWM output, carrier frequency of 132kHz		

When DCLV on/off = 1 for the Digital CLV servo, the sampling frequency of the internal digital filter switches simultaneously with the CLVP/CLVS switching.

Therefore, the cut-off frequency for CLVS is fc = 70Hz when $T_B = 0$, and fc = 140Hz when $T_B = 1$.

Command bit	Processing	
DSPB = 0	ormal-speed playback, C2 error quadruple correction.	
DSPB = 1	Double-speed playback, C2 error double correction. (quadruple correction when ERC4 = 1)	

FLFC is normally 0.

FLFC is 1 in CAV-W mode for any playback speed.

Command bit	Meaning		
$DPLL = 0^*$	RFPLL is analog. PDO, VCOI and VCOO are used.		
DPLL = 1	RFPLL is digital. PDO is impedance.		

* External parts for the FILI, FILO and PCO pins are required even when analog PLL is selected.

Command bit	BiliGL MAIN = 0	BiliGL MAIN = 1
BiliGL SUB = 0	STEREO	MAIN
BiliGL SUB = 1	SUB	Mute

Definition of bilingual capable MAIN, SUB and STEREO

The left channel input is output to the left and right channels for MAIN.

The right channel input is output to the left and right channels for SUB.

The left and right channel inputs are output to the left and right channels for STEREO.

Command bit	External pin	Processing			
XWOC	XWO				
0	L				
0	Н	DAC sync window is open.			
1	L				
1	н	DAC sync window is not open.			

* This is used to perform resynchronization to DAC.

This command has the same function as the external pin XWO.

Set to high or 1 for the unused external pin or unused command register, respectively.

Command	Data 3				
Command	D3	D2	D1	D0	
Function specification	DAC EMPH	DAC ATT	SYCOF	0	

Command bit	Processing
DAC EMPH = 1	Applies digital de-emphasis. The emphasis constants are $\tau 1$ = 50µs and $\tau 2$ = 15µs when Fs = 44.1kHz.
DAC EMPH = 0	Turns digital de-emphasis off.

Command bit	Processing		
DAC ATT = 1	Identical digital attenuation control is used for both the left and right channels. When common attenuation data is specified, the attenuation values for the left channel are used.		
DAC ATT = 0	Independent digital attenuation control is used for both the left and right channels.		

Command bit	Processing
SYCOF = 1	LRCK asynchronous mode.
SYCOF = 0	Normal operation.

* Set SYCOF = 0 in advance in order to resynchronize the DAC using \$9 command XWOC or the external pin XWO.

Command	Data 4				
Commanu	D3	D2	D1	D0	
Function specification	PLM3	PLM2	PLM1	PLM0	

• DAC play mode

By controlling these command bits, the DAC output left channel and right channel can be output in 16 different combinations of left channel, right channel, left + right channel, and mute.

The relationship between the commands and the outputs is shown in the table below.

PLM3	PLM2	PLM1	PLM0	Left channel output	Right channel output	Remarks
0	0	0	0	Mute	Mute	Mute
0	0	0	1	L	Mute	
0	0	1	0	R	Mute	
0	0	1	1	L + R	Mute	
0	1	0	0	Mute	L	
0	1	0	1	L	L	
0	1	1	0	R	L	Reverse
0	1	1	1	L + R	L	
1	0	0	0	Mute	R	
1	0	0	1	L	R	Stereo
1	0	1	0	R	R	
1	0	1	1	L + R	R	
1	1	0	0	Mute	L + R	
1	1	0	1	L	L + R	
1	1	1	0	R	L + R	
1	1	1	1	L + R	L + R	Mono

Note) The output data of L + R is (L + R)/2 to prevent overflow.

Command	Data 5				
Command	D3	D2	D1	D0	
Function specification	DAC SMUTL	DAC SMUTR	ZMUT	ZDPL	

Command bit	Processing
DAC SMUTL = 1	Left channel soft mute is on.
DAC SMUTL = 0	Left channel soft mute is off.

Command bit	Processing
DAC SMUTR = 1	Right channel soft mute is on.
DAC SMUTR = 0	Right channel soft mute is off.

Command bit	Processing
ZMUT = 1	Zero detection mute is on.
ZMUT = 0	Zero detection mute is off.

Command bit	Processing
ZDPL = 1	LMUTO and RMUTO are high during mute.
ZDPL = 0	LMUTO and RMUTO are low during mute.

 * See the description of "Mute flag output" for the mute flag output conditions.

Commond		Data 6			Data 7			
Command	D3	D2	D1	D0	D3	D2	D1	D0
Function specification	0	0	0	SLBS	DIV4	DSP SLEEP	DSSP SLEEP	DAC SLEEP

This command bit switches the audio serial output format from the DA12, 13 and 14 pins. 32-bit slot or 64-bit slot can be selected.

Command bit	Processing
SLBS = 0	32-bit/64-bit slot outputs switching; 64-bit slot output. (Preset)
SLBS = 1	32-bit/64-bit slot outputs switching; 32-bit slot output. (Preset)

The master clock of the digital PLL is switched.

The conventional mode or 2/3 mode of the conventional one can be selected.

Command bit	Processing
DIV4 = 0	Digital PLL master clock; conventional mode. (Preset)
DIV4 = 1	Digital PLL master clock; 2/3 mode.

Note) Do not set DIV4 to 1 when DSPB=0.

Command bit	Processing
DSP SLEEP = 0	Normal operation
DSP SLEEP = 1	Multiplier PLL VCO1, wide-band PLL VCO2 oscillation and the DSP block clock are halted. Power consumption can be reduced.

Command bit	Processing
DSSP SLEEP = 0	Normal operation
DSSP SLEEP = 1	Servo block clock is halted and the MDP pin is high impedance. Power consumption can be reduced

* Command writing related to the servo is invalid when DSSP SLEEP=1.

Command bit	Processing
DAC SLEEP = 0	Normal operation
DAC SLEEP = 1	DAC block clock is halted. Power consumption can be reduced.

* Command writing related to the audio DAC is invalid when DAC SLEEP=1.

\$AX commands

Command	Data 1			Data 2				
Command	D3	D2	D1	D0	D3	D2	D1	D0
Audio CTRL	0	0	Mute	ATT	PCT1	PCT2	MCSL	SOC2

Command bit	Meaning	
Mute = 0	Mute off if other mute conditions are not set.	
Mute = 1	Mute on. Peak register reset.	

Command bit	Meaning
ATT = 0	Attenuation off.
ATT = 1	–12dB

Mute conditions

- (1) When register A mute = 1.
- (2) When Mute pin = 1.
- (3) When register 8 D.out Mute F = 1 and the Digital Out is on (MD2 pin = 1).
- (4) When GFS stays low for over 35 ms (during normal speed).
- (5) When register 9 BiliGL MAIN = Sub = 1.
- (6) When register A PCT1 = 1 and PCT2 = 0.
- (1) to (4) perform zero-cross muting with a 1ms time limit.

Comm	and bit	Meaning	PCM Gain	ECC error correction ability
PCT1	PCT2	Meaning		
0	0	Normal mode	imes0dB	C1: double; C2: quadruple
0	1	Level meter mode	imes0dB	C1: double; C2: quadruple
1	0	Peak meter mode	Mute	C1: double; C2: double
1	1	Normal mode	imes0dB	C1: double; C2: double

Description of level meter mode (see Timing Chart 1-4.)

- When the LSI is set to this mode, it performs digital level meter functions.
- When the 96-bit clock is input to SQCK, 96 bits of data are output to SQSO.

The initial 80 bits are Sub-Q data (see "[2] Subcode Interface"). The last 16 bits are LSB first, which are 15bit PCM data (absolute values) and an L/R flag.

The L/R flag is high when the 15-bit PCM data is from the left channel and low when the data is from the right channel.

• The PCM data is reset and the L/R flag is reverted after one readout.

Then maximum value measuring continues until the next readout.

Description of peak meter mode (see Timing Chart 1-5.)

• When the LSI is set to this mode, the maximum PCM data value is detected regardless of if it comes from the left or right channel.

The 96-bit clock must be input to SQCK to read out this data.

• When the 96-bit clock is input, 96 bits of data are output to SQSO and the value is set in the LSI internal register again.

In other words, the PCM maximum value detection register is not reset by the readout.

- To reset the PCM maximum value register to zero, set PCT1 = PCT2 = 0 or set the \$AX mute.
- The Sub-Q absolute time is automatically controlled in this mode. In other words, after the maximum value is generated, the absolute time for CRC to become OK is retained in the memory. Normal operation is conducted for the relative time.
- The final bit (L/R flag) of the 96-bit data is normally 0.
- The pre-value hold and average value interpolation data are fixed to level $(-\infty)$ for this mode.

Command bit	Processing
MCSL = 1	DF/DAC block master clock is selected. Crystal = 768Fs (33.8688MHz)
MCSL = 0	DF/DAC block master clock is selected. Crystal = 384Fs (16.9344MHz)

Note) See "§ 4-9. DAC Block Playback Speed".

Command bit	Processing
SOC2 = 0	The SENS signal is output from the SENS pin as usual.
SOC2 = 1	The SQSO pin signal is output from the SENS pin.

SENS output switching

• This command enables the SQSO pin signal to be output from the SENS pin.

When SOC2 = 0, SENS output is performed as usual. See "§ 1-4. Description of SENS Signals".

When SOC2 = 1, the SQSO pin signal is output from the SENS pin.

At this time, the readout clock is input to the SCLK pin.

Note) SOC2 should be switched when SQCK = SCLK = high.

Command	Data 3				
Command	D3	D2	D1	D0	
Audio CTRL	DCOF	FMUT	BSBST	BBSL	

Command bit	Processing
DCOF = 1	DC offset is off.
DCOF = 0	DC offset is on.

* Set DC offset to off when zero detection mute is on.

Command bit	Processing
FMUT = 1	Forced mute is on.
FMUT = 0	Forced mute is off.

Command bit	Processing
BSBST = 1	Bass boost on.
BSBST = 0	Bass boost off.

Command bit	Processing
BBSL = 1	Bass boost MAX.
BBSL = 0	Bass boost MID.

Command		Dat	a 4		Data 5				Data 6			
Command D3	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Audio CTRL	ATTCH SEL	ATD10	ATD9	ATD8	ATD7	ATD6	ATD5	ATD4	ATD3	ATD2	ATD1	ATD0

Command bit	Processing			
ATTCH SEL = 1	Right channel attenuation data can be set.			
ATTCH SEL = 0	Left channel attenuation data can be set.			

Command bit	Meaning
ATD10 to 0	Attenuation data

The attenuation data consists of 11 bits each for the left and right channels; the DAC ATT bit can be used to control the left and right channels with common attenuation data. When common attenuation data is specified, the attenuation values for the left channel are used.

Attenuation data	Audio output
400H	0dB
3FFH 3FEH : 001H	-0.0085dB -0.017dB : -60.206dB
000H	-∞

The audio output, from 001H to 400H, is determined according to the following equation:

Audio output = $20\log \frac{\text{Attenuation data}}{1024}$ [dB]

\$BX commands

This command sets the traverse monitor count.

Command		Dat	ta 1		Data 2				Da	ta 3	a 3 Data 4					
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Traverse monitor count setting	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20

• When the set number of tracks are counted during fine search, the sled control for the traverse cycle control goes off.

• The traverse monitor count is set to monitor the traverse status from the SENS output as COMP and COUT.

\$CX commands

Command		Dat	a 1			Dat	a 2		Description		
Command	D3	D2	D1	D0	D3	D2	D1	D0	Description		
Spindle servo coefficient setting	Gain MDP1	Gain MDP0	Gain MDS1	Gain MDS0	Gain DCLV1	Gain DCLV0	PCC1	PCC0	Valid only when DCLV = 1.		
CLV CTRL (\$DX)				Gain CLVS					Valid when DCLV = 1 or 0.		

The spindle servo gain is externally set when DCLV = 1

• CLVS mode gain setting: GCLVS

Gain MDS1	Gain MDS0	Gain CLVS	GCLVS
0	0	0	–12dB
0	0	1	–6dB
0	1	0	–6dB
0	1	1	0dB
1	0	0	0dB
1	0	1	+6dB

• CLVP mode gain setting: GMDP : GMDS

Gain MDP1	Gain MDP0	GMDP
0	0	–6dB
0	1	0dB
1	0	+6dB

• DCLV overall gain setting: GDCLV

Gain DCLV1	Gain DCLV0	GDCLV
0	0	0dB
0	1	+6dB
1	0	+12dB

Gain MDS1	Gain MDS0	GMDS
0	0	–6dB
0	1	0dB
1	0	+6dB

Command bit		Processing				
PCC1	PCC0	Fiblessing				
0	0	The VPCO1 and 2 signals are output.				
0	1	The VPCO1 and 2 pin outputs are high impedance.				
1	0	The VPCO1 and 2 pin outputs are low.				
1	1	The VPCO1 and 2 pin outputs are high.				

• These command bits controls the VPCO1 and VPCO2 pin signals.

Identical control can be performed for both VPCO1 and VPCO2 outputs with this setting. However, VPCO2 can also be set to high impedance with the \$E command FCSW separately from this setting.

Note) When DCLV = 0, the CLVS gain is as follows. When Gain CLVS = 0, GCLVS = -12dB. When Gain CLVS = 1, GCLVS = 0dB.

• Processing for the \$CX commands PCC1 and PCC0 and the \$EX command FCSW is shown below.

	Command bit		Processing
FCSW	PCC1	PCC0	- Processing
0	0	0	The VPCO1 pin signal is output and the VPCO2 pin is high impedance.
0	0	1	The VPCO1 and 2 pin outputs are high impedance.
0	1	0	The VPCO1 pin output is low and the VPCO2 pin is high impedance.
0	1	1	The VPCO1 pin output is high and the VPCO2 pin is high impedance.
1	0	0	The VPCO1 and 2 signals are output.
1	0	1	The VPCO1 and 2 pin outputs are high impedance.
1	1	0	The VPCO1 and 2 pin outputs are low.
1	1	1	The VPCO1 and 2 pin outputs are high.

Command		Dat	a 3		Data 4				
Command	D3	D2	D1	D0	D3	D2	D1	D0	
Spindle servo coefficient setting	SFP3	SFP2	SFP1	SFP0	SRP3	SRP2	SRP1	SRP0	

Command bit	Processing
SFP3 to 0	Sets the frame sync forward protection times. The setting range is 1 to F (Hex).

Command bit	Processing
SRP3 to 0	Sets the frame sync backward protection times. The setting range is 1 to F (Hex).

* See "§ 4-2. Frame Sync Protection" regarding frame sync protection.

• The CXD3021R can serially output the 40 bits (10 BCD codes) of error rate data selected by EDC0 to 7 from the SQSO pin and monitor this data using a microcomputer.

In order to output error rate data, set \$C commands for C1 and C2 individually, and set SOCT0 and SOCT1 = 0 of \$8 command. Then, the data can be read out from the SQSO pin by sending 40 SQCK pulses. See Timing Chart 2-6.

Command		Dat	ta 5		Data 6				
Command	D3	D2	D1	D0	D3	D2	D1	D0	
Spindle servo coefficient setting	EDC7	EDC6	EDC5	EDC4	EDC3	EDC2	EDC1	EDC0	

Error rate monitor commands

Command bit	Processing
EDC7 = 0 EDC6	The [No C1 errors, pointer set] count is output when 1.
EDC5	The [One C1 error corrected, pointer reset] count is output when 1.
EDC4	The [No C1 errors, pointer set] count is output when 1.
EDC3	The [One C1 error corrected, pointer set] count is output when 1.
EDC2	The [Two C1 errors corrected, pointer set] count is output when 1.
EDC1	The [C1 correction impossible, pointer set] count is output when 1.
EDC0	7350-frame count cycle mode ^{*1} when 0. 73500-frame count cycle mode ^{*2} when 1.
EDC7 = 1 EDC6	The [No C2 errors, pointer reset] count is output when 1.
EDC5	The [One C2 error corrected, pointer reset] count is output when 1.
EDC4	The [Two C2 errors corrected, pointer reset] count is output when 1.
EDC3	The [Three C2 errors corrected, pointer reset] count is output when 1.
EDC2	The [Four C2 errors corrected, pointer reset] count is output when 1.
EDC1	The [C2 correction impossible, pointer copy] count is output when 1.
EDC0	The [C2 correction impossible, pointer set] count is output when 1.

*1 The number selected by C1 (EDC1 to 6) and C2 (EDC0 to 6) is added to C1 and C2 and output every 7350 frames.

*2 The number selected by C1 (EDC1 to 6) and C2 (EDC0 to 6) is added to C1 and C2 and output every 73500 frames.

\$DX commands

D3 D2 D1 D0 CLV CTRL DCLV PWM MD TB TP Gain CLVS	Command	Data 1							
	Commanu	D3	D2	D1	D0				
	CLV CTRL		ТВ	TP					

See "\$CX commands".

Command bit	Description
DCLV PWM MD = 1	Digital CLV PWM mode specified. Both MDS and MDP are used. CLV-W and CAV-W modes cannot be used.
DCLV PWM MD = 0	Digital CLV PWM mode specified. Ternary MDP values are output. CLV-W and CAV-W modes can be used.

Command bit	Description
TB = 0	Bottom hold at a cycle of RFCK/32 in CLVS and CLVH modes.
TB = 1	Bottom hold at a cycle of RFCK/16 in CLVS and CLVH modes.
TP = 0	Peak hold at a cycle of RFCK/4 in CLVS mode.
TP = 1	Peak hold at a cycle of RFCK/2 in CLVS mode.

Command	Data 2									Data 4			
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	
CLV CTRL	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	VP CTL1	VP CTL0	0	0	

Command bit	Processing		
VP0 to 7	The spindle rotational velocity is set.		

Comm	and bit	Processing			
VPCTL1	VPCTL0	Processing			
0	0	The setting of VP0 to 7 is multiplied by 1.			
0	1	The setting of VP0 to 7 is multiplied by 2.			
1	0	The setting of VP0 to 7 is multiplied by 3.			
1	1	The setting of VP0 to 7 is multiplied by 4.			

* The above setting should be 0, 0 except for the CAV-W operating mode.

The rotational velocity R of the spindle can be expressed with the following equation.

$$\mathsf{R} = \frac{256 - \mathsf{n}}{32} \times \mathsf{I}$$


R: Relative velocity at normal speed = 1

n: VP0 to 7 setting value

1: Multiple set by VPCTL0, 1

Command bit	Description
VP0 to 7 = F0 (Hex)	Playback at 1/2 (1, 2) \times speed
:	÷
VP0 to 7 = E0 (Hex)	Playback at 1 (2, 4) \times speed
:	:
VP0 to 7 = C0 (Hex)	Playback at 2 (4, 8) \times speed
:	:
VP0 to 7 = A0 (Hex)	Playback at 3 (6, 12) $ imes$ speed
:	:
VP0 to 7 = 80 (Hex)	Playback at 4 (8, 16) \times speed
:	:
VP0 to 7 = 60 (Hex)	Playback at 5 (10, 20) $ imes$ speed
:	:
VP0 to 7 = 40 (Hex)	Playback at 6 (12, 24) $ imes$ speed
:	:
VP0 to 7 = 20 (Hex)	Playback at 7 (14, 28) $ imes$ speed
:	:
VP0 to 7 = 00 (Hex)	Playback at 8 (16, 32) \times speed

Notes) 1. Values when crystal is 16.9344MHz and XTSL is low or when crystal is 33.8688MHz and XTSL is high.
2. Regarding the values in parentheses, the former ones are for when DSPB is 1 and VPCTL0, 1 = 0, and the latter ones are for when DSPB is 1, VPCTL0 = 1 and VPCTL1 = 0.



\$EX commands

Command	Data 1			Data 2			Data 3					
	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
SPD mode	CM3	CM2	CM1	CM0	EPWM	SPDC	ICAP	SFSL	VC2C	HIFC	LPWR	VPON

Command bit		Mode	Description		
CM3	CM2	CM1	CM0	Mode	Description
0	0	0	0	STOP	Spindle stop mode.*1
1	0	0	0	KICK	Spindle forward rotation mode.*1
1	0	1	0	BRAKE	Spindle reverse rotation mode. Valid only when LPWR = 0 in any mode. ^{*1}
1	1	1	0	CLVS	Rough servo mode. When the RF-PLL circuit isn't locked, this mode is used to pull the disc rotations within the RF- PLL capture range.
1	1	1	1	CLVP	PLL servo mode.
0	1	1	0	CLVA	Automatic CLVS/CLVP switching mode. Used for normal playback.

*1 See Timing Charts 1-6 to 1-12.

	Command bit									
EPWM	SPDC	ICAP	SFSL	VC2C	HIFC	LPWR	VPON	INV VPCO	Mode	Description
0	0	0	0	0	0	0	0	0	CLV-N	Crystal reference CLV servo.
0	0	0	0	1	1	0	0	0	CLV-W	Used for playback in CLV-W mode. ^{*2}
0	1	1	0	0	1	0	1	0	CAV-W	Spindle control with VP0 to 7.
1	0	1	0	0	1	0	1	0	CAV-W	Spindle control with the external PWM.
0	0	0	0	0	1	0	1	1	VCO-C	VCO control*3

*2 Figs. 3-1 and 3-2 show the control flow with the microcomputer software in CLV-W mode.

 *3 Fig. 3-3 shows the control flow with the microcomputer software in VCO-C mode.

Mode	DCLV	DCLV PWM MD	LPWR	Command	Timing chart
			0	KICK	1-6 (a)
	0	0		BRAKE	1-6 (b)
				STOP	1-6 (c)
				KICK	1-7 (a)
CLV-N		0	0	BRAKE	1-7 (b)
	1			STOP	1-7 (c)
	1			KICK	1-8 (a)
		1	0	BRAKE	1-8 (b)
				STOP	1-8 (c)
		0	0	KICK	1-9 (a)
				BRAKE	1-9 (b)
CLV-W	1			STOP	1-9 (c)
			1	KICK	1-10 (a)
				BRAKE	1-10 (b)
				STOP	1-10 (c)
				KICK	1-11 (a)
			0	BRAKE	1-11 (b)
CAV-W	1	0		STOP	1-11 (c)
		U		KICK	1-12 (a)
			1	BRAKE	1-12 (b)
				STOP	1-12 (c)

Mode	DCLV	DCLV PWM MD	LPWR	Timing chart	
CLV-N	1	0	0	1-13	
		1	0	1-14	
	CLV-W 1	0	0	1-15	
		0	1	1-16	
			0	1-17 (EPWM = 0)	
		_		1	1-18 (EPWM = 0)
CAV-W	1	0	0	1-19 (EPWM = 1)	
			1	1-20 (EPWM = 1)	


Note) CLV-W and CAV-W modes support control only by the ternary output of the MDP pin. Therefore, set DCLV to 1 and DCLV PWM MD to 0 in CLV-W and CAV-W modes.


Command	Data 4						
Command	D3	D2	D1	D0			
SPD mode	Gain CAV1	Gain CAV0	FCSW	INV VPCO			


Gain CAV1	Gain CAV0	Gain
0	0	0dB
0	1	–6dB
1	0	-12dB
1	1	-18dB

- This sets the gain when controlling the spindle with VP7 to 0 in CAV-W mode.
- **Note)** Gain CAV1, 0 commands are invalid for spindle control with the external PWM.

Command bit	Processing
FCSW = 0	The VPCO2 pin is not used and it is high impedance.
FCSW = 1	The VPCO2 pin is used and the pin signal is the same as VPCO1.









Peak Meter Timing


CLV-N mode DCLV = DCLV PWM MD = LPWR = 0




Timing Chart 1-7 CLV-N mode DCLV = 1, DCLV PWM MD = LPWR = 0



CLV-N mode DCLV = DCLV PWM MD = 1, LPWR = 0




Timing Chart 1-9 CLV-W mode (when following the spindle rotational velocity) DCLV = 1, DCLV PWM MD = LPWR = 0



Other than when following the velocity, the timing is the same as Timing Chart 1-6 (a).


- 67 -






Other than when following the velocity, the timing is the same as Timing Chart 1-6 (a).


Timing Chart 1-11 CAV-W mode DCLV = 1, DCLV PWM MD = LPWR = 0




Timing Chart 1-12 CAV-W mode DCLV = 1, DCLV PWM MD = 0, LPWR = 1




Timing Chart 1-13 CLV-N mode DCLV PWM MD = LPWR = 0





Timing Chart 1-14 CLV-N mode DCLV PWM MD = 1, LPWR = 0





The BRAKE pulse is maked when LPWR = 1.





The BRAKE pulse is masked when LPWR = 1.

Note) CLV-W and CAV-W modes support control only by the ternary output of the MDP pin. Therefore, set DCLV PWM MD to 0 in CLV-W and CAV-W modes.

[2] Subcode Interface

There are two methods for reading out a subcode externally.

The 8-bit subcodes P to W can be read out from SBSO by inputting EXCK.

Sub-Q can be read out after checking CRC of the 80 bits in the subcode frame.

Sub-Q can be read out from the SQSO pin by inputting 80 clock pulses to the SQCK pin when SCOR comes correctly and CRCF is high.

§ 2-1. P to W Subcode Readout

Data can be read out by inputting EXCK immediately after WFCK falls. (See Timing Chart 2-1.)

§ 2-2. 80-bit Sub-Q Readout

Fig. 2-2 shows the peripheral block of the 80-bit Sub-Q register.

- First, Sub-Q, regenerated at one bit per frame, is input to the 80-bit serial/parallel register and the CRC check circuit.
- 96-bit Sub-Q is input, and if the CRC is OK, it is output to SQSO with CRCF = 1. In addition, 80 bits are loaded into the parallel/serial register.

When SQSO goes high after SCOR is output, the CPU determines that new data (which passed the CRC check) has been loaded.

- When the 80-bit data is loaded, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of the bytes is the same, the bits within the bytes are now ordered LSB first.
- Once the 80-bit data load is confirmed, SQCK is input so that the data can be read. The SQCK input is detected, and the retriggerable monostable multivibrator is reset while the input is low.
- The retriggerable monostable multivibrator has a time constant from 270 to 400µs. When the duration when SQCK is high is less than this time constant, the monostable multivibrator is kept reset; during this interval, the serial/parallel register is not loaded into the parallel/serial register.
- While the monostable multivibrator is being reset, data cannot be loaded in the peak detection parallel/serial register or the 80-bit parallel/serial register.

In other words, while reading out with a clock cycle shorter than this time constant, the register will not be rewritten by CRCOK and others.

• The previously mentioned peak detection register can be connected to the shift-in of the 80-bit parallel/serial register.

For ring control 1, input and output are shorted during peak meter and level meter modes.


For ring control 2, input and output are shorted during peak meter mode.

This is because the register is reset with each readout in level meter mode, and to prevent readout destruction in peak meter mode.


As a result, the 96-bit clock must be input in peak meter mode.

- The absolute time after peak is stored in the memory in peak meter mode. (See Timing Chart 2-3.)
- \bullet The high and low intervals for SQCK should be between 750ns and 120 $\mu s.$


Timing Chart 2-1



Subcode P.Q.R.S.T.U.V.W Read Timing




Block Diagram 2-2



Timing Chart 2-3

- 75 -

2-4
Chart
Timing




Signal	Description
PER0 to 7	PER0 to 7 RF jitter amount (used to adjust the focus bias). 8-bit binary data in PER0 = LSB, PER7 = MSB.
FOK	Focus OK.
GFS	High when the frame sync and the insertion protection timing match.
LOCK	GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.
HdW3	High when the playback disc has emphasis.
ALOCK	GFS is sampled at 460Hz; when GFS is high eight consecutive samples, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.
VF0 to 9	VF0 to 9 Used in CAV-W mode. The result obtained by measuring the rotational velocity of the disc. (See Timing Chart 2-5.) VF0 = LSB, VF9 = MSB.

Description	No C1 errors; C1 pointer reset	One C1 error corrected; C1 pointer reset			No C1 errors; C1 pointer set	One C1 error corrected; C1 pointer set	Two C1 errors corrected; C1 pointer set	C1 correction impossible; C1 pointer set
C1F0	0	-	0	-	0	-	0	-
C1F1	0	0	~	~	0	0	~	-
C1F2	0	0	0	0	~	~	٢	1

Description	No C2 errors; C2 pointer reset	One C2 error corrected; C2 pointer reset	Two C2 errors corrected; C2 pointer reset	Three C2 errors corrected; C2 pointer reset	Four C2 errors corrected; C2 pointer reset	I	C2 correction impossible; C1 pointer copy	C2 correction impossible; C2 pointer set
C2F0	0	~	0	~	0	~	0	-
C2F1	0	0	-	-	0	0	-	٢
C2F2	0	0	0	0	-	-	-	-

- 76 -


Timing Chart 2-5



The relative velocity of the disc can be obtained with the following equation.

 $R = \frac{(m + 1)}{32}$ (R: Relative velocity, m: Measurement results)

VF0 to 9 is the result obtained by counting VCKI/2 pulses while the reference signal (132.2kHz) generated from XTAL (XTLI, XTLO) (384Fs) is high. This value is 31 when the disc is rotating at normal speed and 63 when it is rotating at double speed (when DSPB is low).



[3] Description of Modes

This LSI has three basic operating modes using a combination of spindle control and the PLL. The operations for each mode are described below.

§ 3-1. CLV-N Mode

This mode is compatible with the CXD2510Q, and operation is the same as for conventional control (however, variable pitch cannot be used). The PLL capture range is ± 150 kHz.

§ 3-2. CLV-W Mode

This is the wide capture range mode. This mode allows the PLL to follow the rotational velocity of the disc. This rotational following control has two types: using the built-in VCO2 or providing an external VCO. The spindle is the same CLV servo as for the conventional series. Operation using the built-in VCO2 is described below. (When using an external VCO, input the signal from the VPCO pin to the low-pass filter, use the output from the low-pass filter as the control voltage for the external VCO, and input the oscillation output from the VCO to the VCKI pin.)

When starting to rotate the disc and/or speeding up to the lock range from the condition where the disc is stopped, CAV-W mode should be used. Specifically, first send \$E665X to set CAV-W mode and kick the disc, then send \$E60CX to set CLV-W mode if ALOCK is high, which can be read out serially from the SQSO pin. CLV-W mode can be used while ALOCK is high. The microcomputer monitors the serial data output, and must return the operation to the speed adjusting state (CAV-W mode) when ALOCK becomes low. The control flow according to the microcomputer software in CLV-W mode is shown in Fig. 3-2.

In CLV-W mode (normal), low power consumption is achieved by setting LPWR to high. Control was formerly performed by applying acceleration and deceleration pulses to the spindle motor. However, when LPWR is set high, deceleration pulses are not output, thereby achieving low power consumption mode.

CLV-W mode supports control only by the ternary output of the MDP pin. Therefore, when using CLV-W mode, set DCLV PWM MD to low.

Note) The capture range for this mode is theoretically up to the signal processing limit.

§ 3-3. CAV-W Mode

This is CAV mode. In this mode, the external clock is fixed and it is possible to control the spindle to the desired rotational velocity. The rotational velocity is determined by the VP0 to VP7 setting values or the external PWM. When controlling the spindle with VP0 to VP7, setting CAV-W mode with the \$E665X command and controlling VP0 to VP7 with the \$DX commands allows the rotational velocity to be varied from low speed to 32× speed. (See "\$DX commands".) When controlling the spindle with the external PWM, CAV-W mode is set with the \$E665X command. Then, the PWMI pin is binary input which becomes KICK during high intervals and BRAKE during low intervals.

The microcomputer can know the rotational velocity using V16M. The reference for the velocity measurement is a signal of 132.3kHz obtained by 1/128-frequency dividing the crystal (XTLI, XTLO) (384Fs). The velocity is obtained by counting the half of V16M pulses while the reference is high, and the result is output from the new CPU interface as 10 bits (VF0 to 9). These measurement results are 31 when the disc is rotating at normal speed or 127 when it is rotating at quadruple speed. These values match those of the 256 - n for control with VP0 to VP7. (See Table 2-5 and Fig. 2-6.)

In CAV-W mode, the spindle is set to the desired rotational velocity and the operation speed for the entire system follows this rotational velocity. Therefore, the cycles for the Fs system clock, PCM data and all other output signals from this LSI change according to the rotational velocity of the disc.

Note) The capture range for this mode is theoretically up to the signal processing limit. **Note)** Set FLFC to 1 for this mode.

§ 3-4. VCO-C Mode

This is VCO control mode. In this mode, the V16M oscillation frequency can be controlled by setting \$D commands VP0 to VP7 and VPCTL0, 1. The V16M oscillation frequency can be expressed by the following equation.

V16M = $\frac{1 (256 - n)}{32}$ n: VP0 to VP7 setting value 1: VPCTL0, 1 setting value

The VCO1 oscillation frequency is determined by V16M. The VCO1 frequency can be expressed by the following equation.

• When DSPB = 0

$$VCO1 = V16M \times \frac{49}{24}$$

• When DSPB = 1

$$VCO1 = V16M \times \frac{49}{16}$$




Fig. 3-1. Disc Stop to Regular Playback in CLV-W Mode

CLV-W Mode




Fig. 3-2. CLV-W Mode Flow Chart

- 81 -

VCO-C Mode




Fig. 3-3. Access Flow Chart Using VCO Control

[4] Description of Other Functions

§ 4-1. Channel Clock Recovery by Digital PLL Circuit

• The channel clock is necessary for demodulating the EFM signal regenerated by the optical system.

Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T, that is the channel clock, is necessary.


In an actual player, a PLL is necessary to recover the channel clock because the fluctuation in the spindle rotation alters the width of the EFM signal pulses.

The block diagram of this PLL is shown in Fig. 4-1.

The CXD3021R has a built-in three-stage PLL.

- The first-stage PLL is a wide-band PLL. When using the internal VCO2, an external LPF is necessary; when not using the internal VCO2, external LPF and VCO are necessary.
- The output of first-stage PLL is used as a reference for all clocks within the LSI.
- The second-stage PLL generates the high-frequency clock needed by the third-stage digital PLL.
- The third-stage PLL is a digital PLL that recovers the actual channel clock.
- The digital PLL in CLV-N mode has a secondary loop, and is controlled by the primary loop (phase) and the secondary loop (frequency). When FLFC = 1, the secondary loop can be turned off. High frequency components such as 3T and 4T may contain deviations. In such cases, turning the secondary loop off yields better playability. However, in this case the capture range becomes ±50kHz.
- A new digital PLL has been provided for CLV-W mode to follow the rotational velocity of the disc in addition to the conventional secondary loop.

Block Diagram 4-1



- 84 -

§ 4-2. Frame sync protection

• In normal-speed playback, a frame sync is recorded approximately every 136µs (7.35kHz). This signal is used as a reference to recognize the data within a frame. Conversely, if the frame sync cannot be recognized, the data is processed as error data because the data cannot be recognized. As a result, recognizing the frame sync properly is extremely important for improving playability.

In the CXD3021R, window protection and forward protection/backward protection have been adopted for frame sync protection. These functions achieve very powerful frame sync protection. There are two window widths; one for cases where a rotational disturbance affects the player and the other for cases where there is no rotational disturbance (WSEL = 0/1). In addition, the forward protection counter is set to 12*, and the backward protection counter to 3*. Concretely, when the frame sync is being played back normally and then cannot be detected due to scratches, a maximum of 12 frames are inserted. If the frame sync cannot be detected for 13 frames or more, the window opens to resynchronize the frame sync.

In addition, immediately after the window opens and the resynchronization is executed, if a proper frame sync cannot be detected within 3 frames, the window opens immediately.

* Default values. These values can be set as desired by \$C commands SFP0 to 3 and SRP0 to 3.

§ 4-3. Error Correction


In the CD format, one 8-bit data contains two error correction codes, C1 and C2. For C1 correction, the code is created with 28-byte information and 4-byte C1 parity.
 For C2 correction, the code is created with 24-byte information and 4-byte parity.

Both C1 and C2 are Reed Solomon codes with a minimum distance of 5.

- The CXD3021R uses refined super strategy to achieve double correction for C1 and quadruple correction for C2.
- In addition, to prevent C2 miscorrection, a C1 pointer is attached to data after C1 correction according to the C1 error status, the playback status of the EFM signal, and the operating status of the player.
- The correction status can be monitored externally. See Table 4-2.
- When the C2 pointer is high, the data in question was uncorrectable. Either the pre-value was held or an average value interpolation was made for the data.

MNT3	MNT2	MNT1	MNT0	C	Description	
0	0	0	0	No C1 errors;	C1 pointer reset	
0	0	0	1	One C1 error corrected;	C1 pointer reset	
0	0	1	0		_	
0	0	1	1		_	
0	1	0	0	No C1 errors;	C1 pointer set	
0	1	0	1	One C1 error corrected;	C1 pointer set	
0	1	1	0	Two C1 errors corrected;	C1 pointer set	
0	1	1	1	C1 correction impossible;	C1 pointer set	
1	0	0	0	No C2 errors;	C2 pointer reset	
1	0	0	1	One C2 error corrected;	C2 pointer reset	
1	0	1	0	Two C2 errors corrected;	C2 pointer reset	
1	0	1	1	Three C2 errors corrected;	C2 pointer reset	
1	1	0	0	Four C2 errors corrected;	C2 pointer reset	
1	1	0	1		_	
1	1	1	0	C2 correction impossible; C1 pointer copy		
1	1	1	1	C2 correction impossible;	C2 pointer set	

Timing Chart 4-3



§ 4-4. DA Interface Output

- The CXD3021R has two DA interface output modes.
- 1) 48-bit slot interface

This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel.


2-a) 64-bit slot interface


This interface includes 64 cycles of the bit clock within one LRCK cycle, and is LSB first. When LRCK is low, the data is for the left channel.

2-b) 32-bit slot interface

This interface includes 32 cycles of the bit clock within one LRCK cycle, and is LSB first. When LRCK is low, the data is for the left channel.


Note) The 32-bit and 64-bit slot outputs can not be output simultaneously because the common pin is used by switching with the command. (SLSB of \$9X command)





SONY





L15 R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 L0 11 2 L3

DA14

§ 4-5. Digital Out

There are three Digital Out: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software.

The CXD3021R supports type 2 form 1.


This LSI supports 2 kinds of Digital Out generation methods; one is to generate the Digital Out using the PCM data read out from the disc and the other is to generate it using the DA interface input (PCMDI, LRCKI and BCKI).

§ 4-5-1. Digital Out From PCM Data

The Digital Out is generated from the PCM data which is read out from the disc.

The clock accuracy of the channel status is automatically set to level II when the crystal clock is used and to level III in CAV-W mode. In addition, the Sub-Q data matched twice continuously with CRC check are input to the initial 4 bits (bits 0 to 3).

DOUT is output when the crystal is 34MHz and XTSL is high in CLV-N or CLV-W mode with DSPB = 1. Therefore, DOUT is set to off by making the MD2 pin to 0.



VPON: 1 X'tal: 0

bit 29

Table 4-6-1.

§ 4-5-2. Digital Out From DA Interface Input

The Digital Out is generated from the DA interface.

Validity Flag and User Data

The Validity Flag and User Data are fixed to 0.

Channel Status Data

For the Channel Status Data, bits 0, 6 and 7 are fixed to 0. The following items can be set by bits 1, 2, 3 and 8.

- a) Digital data/audio data
- b) Digital copy enabled/ prohibited
- c) With/without pre-emphasis
- d) Category code (two types possible)




Table 4-6-2.

Note) In this method, DOUT can be set to off by making the MD pin to 0 and \$34A command DOUT EN to 0.

Digital Audio Data Input

The input signal of the digital audio data is input from the DAC input pins PCMDI, LRCKI and BCKI. The input format supports 48-bit slot/MSB first.

Mute Function

By setting the command bit DOUT_DMUT to 1, all the audio data portions in the Digital Out output can be made to 0 with the Channel Status Data as it is.

Input/Output Synchronization Circuit


In the normal operation, the DAC automatically synchronizes with the input LRCK. However, when the input data has much jitter or the power is turned on the synchronization may not be achieved. In such a case, the internal operation should be forcibly synchronized by setting \$34A DOUT WOD to 1. Also, the forcible synchronization is required when the operating frequency is changed such as switching between CLV and CAV, etc. Be sure to set DOUT WOD to 0 before performing forcible synchronization again.

* When the synchronization is performed, the internal counter which counts the frames is cleared so that the frame is started from 0 after the synchronization processed. In case where the automatic processing of the synchronization is not desirable or the user wants to do it manually, set the command \$34A WIN EN to 0 to invalidate the automatic synchronization circuit.

Clock System of DOUT Circuit

For the DOUT block, the master clock is set using the clock control command MCSL (\$A) employed by the DAC block. Set MCSL to 1 for 768fs and to 0 for 384fs.

Chart
Timing
t Input
Block
DOUT



§ 4-6. Servo Auto Sequence

This function performs a series of controls, including auto focus and track jumps. When the auto sequence command is received from the CPU, auto focus, 1-track jump, 2N-track jump, fine search and M-track move are executed automatically.

The servo block operates according to the built-in program during the auto sequence execution (when XBUSY = Iow), so that does not accept commands from the CPU, that is \$0, 1 and 2 commands. (\$3 to E commands are accepted.)

In addition, when using the auto sequence, turn the A.SEQ of register 9 on.

When CLOK goes from low to high while XBUSY is low, XBUSY does not become high for a maximum of 100µs after that point. This is to prevent the transfer of erroneous data to the servo when XBUSY changes from low to high by the monostable multivibrator, which is reset by CLOK being low (when XBUSY is low).

In addition, a MAX timer is built into this LSI as a countermeasure against abnormal operation due to external disturbances, etc. When the auto sequence command is sent from the CPU, this command assumes a \$4XY format, in which X specifies the command and Y sets the MAX timer value and timer range. If the executed auto sequence command does not terminate within the set timer value, the auto sequence is interrupted (like \$40). See [1] "\$4X commands" concerning the timer value and range. Also, the MAX timer is invalidated by inputting \$4X0.

Although this command is explained in the format of \$4X in the following command descriptions, the timer value and timer range are actually sent together from the CPU.

(a) Auto focus (\$47)

Focus search-up is performed, FOK and FZC are checked, and the focus servo is turned on.

If \$47 is received from the CPU, the focus servo is turned on according to Fig. 4-8. The auto focus starts with focus search-up, and note that the pickup should be lowered beforehand (focus search-down). In addition, blind E of register 5 is used to eliminate FZC chattering. Concretely, the focus servo is turned on at the falling edge of FZC after FZC has been continuously high for a longer time than E.

(b) Track jump

1, 10 and 2N-track jumps are performed respectively. Always use this when the focus, tracking, and sled servos are on. Note that tracking gain-up and braking-on (\$17) should be sent beforehand because they are not involved in this sequence.

1-track jump

When \$48 (\$49 for REV) is received from the CPU, a FWD (REV) 1-track jump is performed in accordance with Fig. 4-9. Set blind A and brake B with register 5.

10-track jump

When \$4A (\$4B for REV) is received from the CPU, a FWD (REV) 10-track jump is performed in accordance with Fig. 4-10. The principal difference from the 1-track jump is to kick the sled. In addition, after kicking the actuator, when 5 tracks have been counted through COUT, the brake is applied to the actuator. Then, when the actuator speed is found to have slowed up enough (determined by the COUT cycle becoming longer than the overflow C set with register 5), the tracking and sled servos are turned on.

• 2N-track jump

When \$4C (\$4D for REV) is received from the CPU, a FWD (REV) 2N-track jump is performed in accordance with Fig. 4-11. The track jump count N is set with register 7. Although N can be set to 2^{16} tracks, note that the setting is actually limited by the actuator. COUT is used for counting the number of jumps when N is less than 16, and MIRR is used when N is 16 or more.

Although the 2N-track jump basically follows the same sequence as the 10-track jump, the one difference is that after the tracking servo is turned on, the sled continues to move only for "D", set with register 6.


• Fine search

When \$44 (\$45 for REV) is received from the CPU, a FWD (REV) fine search (N-track jump) is performed in accordance with Fig. 4-12. The differences from a 2N-track jump are that a higher precision is achieved by controlling the traverse speed, and a longer distance jump is achieved by controlling the sled. The track jump count is set with register 7. N can be set to 2¹⁶ tracks. After kicking the actuator and sled, the traverse speed is controlled based on the overflow G. Set kick D and F with register 6 and overflow G with register 5. Also, sled speed control during traverse can be turned off by causing COMP to fall. Set the number of tracks during which COMP falls with register B. After N tracks have been counted through COUT, the brake is applied to the actuator and sled. (This is performed by turning on the tracking servo for the actuator, and by kicking the sled in the opposite direction during the time for kick D set with register 6.) Then, the tracking and sled servos are turned on.


Set overflow G to the speed required to slow up just before the track jump terminates. (The speed should be such that it will come on-track when the tracking servo turns on at the termination of the track jump.) For example, set the target track count N – α for the traverse monitor counter which is set with register B, and COMP will be monitored. When the falling edge of this COMP is detected, overflow G can be set again.

M-track move

When \$4E (\$4F for REV) is received from the CPU, a FWD (REV) M-track move is performed in accordance with Fig. 4-13. M can be set to 2¹⁶ tracks. Like the 2N-track jump, COUT is used for counting the number of moves when M is less than 16, and MIRR is used when M is 16 or more. The M-track move is executed by moving only the sled, and is therefore suited for moving across several thousand to several ten-thousand tracks. In addition, the track and sled servos are turned off after M tracks have been counted through COUT or MIRR unlike for the other jumps. Transfer \$25 from the microcomputer after the actuator has stabilized.












Fig. 4-9-(a). 1-Track Jump Flow Chart





Fig. 4-9-(b). 1-Track Jump Timing Chart








Fig. 4-10-(b). 10-Track Jump Timing Chart




Fig. 4-11-(a). 2N-Track Jump Flow Chart




Fig. 4-11-(b). 2N-Track Jump Timing Chart







Fig. 4-12-(a). Fine Search Flow Chart













Fig. 4-13-(b). M-Track Move Timing Chart

§ 4-7. Digital CLV

Digital CLV

Fig. 4-14 shows the block diagram. Digital CLV outputs MDS error and MDP error signals with PWM, with the sampling frequency increased up to 130kHz during normal-speed playback in CLVS, CLVP and other modes. In addition, the digital spindle servo gain is variable.



 CLVS U/D:
 Up/down signal from CLVS servo

 MDS error:
 Frequency error for CLVP servo

 MDP error:
 Phase error for CLVP servo

 PWMI:
 Spindle drive signal from the microcomputer for CAV servo



§ 4-8. Playback Speed

In the CXD3021R, the following playback modes can be selected through different combinations of XTLI, XTSL pin, double-speed command (DSPB), VCO1 selection command (VCOSEL1), VCO1 frequency division commands (KSL3, KSL2) and command transfer rate selector (ASHS) in CLV-N or CLV-W mode.

Mode	XTLI	XTSL	DSPB	VCOSEL1*1	ASHS	Playback speed	Error correction
1	768Fs	1	0	0/1	0	1×	C1: double; C2: quadruple
2	768Fs	1	1	0/1	0	2×	C1: double; C2: double
3	768Fs	0	0	1	1	2×	C1: double; C2: quadruple
4	768Fs	0	1	1	1	4×	C1: double; C2: double
5	384Fs	0	0	0/1	0	1×	C1: double; C2: quadruple
6	384Fs	0	1	0/1	0	2×	C1: double; C2: double
7	384Fs	1	1	0/1	0	1×	C1: double; C2: double

*1 Actually, the optimal value should be used together with KSL3 and KSL2.

The playback speed can be varied by setting VP0 to VP7 in CAV-W mode. See "[3] Description of Modes" for details.

§ 4-9. DAC Block Playback Speed

The operating speed of the DAC block is determined by the crystal and the \$AX command MCSL regardless of the operating conditions of the CD-DSP block. This allows the DAC block and DSP block playback modes to be set independently.

1-bit DAC block playback speed

Crystal	MCSL	DAC block playback speed
768Fs	1	1×
768Fs	0	2 ×
384Fs	0	1×

Fs = 44.1 kHz


§ 4-10. DAC Block Input Timing

The DAC input timing chart is shown below.

Audio data is not transferred from the CD signal processor block to the DAC block inside the CXD3021R. This enables to send data to the DAC block via the external audio DSP, etc.

When the data is input to the DAC block without using the audio DSP, the data must be connected outside the LSI. In this case, LRCK, BCK and PCMD can be connected directly with LRCKI, BCKI and PCMDI. (See the Application Circuit.)

Nomal-speed Playback



Description of DAC Block Functions

Zero data detection


When the condition where the lower 4 bits of the input data are DC and the remaining upper bits are all "0" or all "1" has continued for about 300ms (16384/44.1kHz), zero data is detected. Zero data detection is performed independently for the left and right channels.

Mute flag output

The LMUTO and RMUTO pins go active when any one of the following conditions is met. The polarity can be selected by the \$9X command ZDPL.


- When zero data is detected
- When the \$9X commands DAC SMUTL and DAC SMUTR are set (The flags change independently for the left and right channels.)

The mute flag output at initializing is as shown below. (This is in the case the zero data is input from LRCKI, BCKI, PCMDI and the time address \$9X command ZDPL and address \$AX command MCSL stay in the initial values.)



Attenuation operation

Assuming the attenuation commands X1, X2 and X3, the corresponding audio outputs are Y1, Y2 and Y3 (Y1 > Y3 > Y2). First, the command X1 is sent and then the audio output approaches Y1. When the command X2 is sent before the audio output reaches Y1 (A in the figure), the audio output passes Y1 and approaches Y2. And, when the command X3 is sent before the audio output reaches Y2 (B or C in the figure), the audio output approaches Y3 from the value (B or C in the figure) at that point.




DAC block mute operation

Soft mute

Soft mute results and the input data is attenuated to zero when any one of the following conditions is met.

- When attenuation data of 000 (Hex) is set
- When the \$9X commands DAC SMUTL and DAC SMUTR are set to 1



Forced mute

Forced mute results when the \$AX command FMUT is set to 1.

Forced mute fixes the PWM output. (Low for left channel, high for right channel)

Zero detection mute

Setting \$9X command ZMUT to 1 enables forced mute when zero data is detected for both the left and right channels. (See "Zero data detection".)

LRCK Synchronization

Synchronization is performed at the first rising edge of the LRCK input when reset.

After that, synchronization is lost when the LRCK input frequency changes, etc., so resynchronization must be performed.

The LRCK input frequency changes when the master clock of the LSI is switched and the playback speed changes such as the following cases.

- When the XTSL pin switches between high and low
- When the \$9X command DSPB setting changes
- When the \$9X command MCSL setting changes
- When operation switches between CLV mode and CAV mode

LRCK switching may also be performed if there are other ICs between the CD-DSP block and the DAC block. Resynchronization must be performed in these cases as well.

For resynchronization, set the \$9X command XWOC to 0 or the external pin XWO to low, wait for one LRCK cycle or more, and then set XWOC to 1 and XWO to high.

* When setting XWOC to 0 or the external pin XWO to low, be sure to set the \$9X command SYCOF to 0 beforehand.

SYCOF

When LRCK, PCMD and BCK are connected directly with LRCKI, PCMDI and BCKI, respectively, playback can be performed easily in CAV-W mode by setting SYCOF of address 9 to 1.

Normally, the memory proof, etc., is used for playback in CAV-W mode.

In CAV-W mode, the LRCK output conforms not to the crystal but to the VCO. Therefore, synchronization is frequently lost.

Setting SYCOF of address 9 to 1 ignores the LRCKI's asynchronization, facilitating playback. However, the playback is not perfect because pre-value hold or data skip occurs due to the wow and flutter in the LRCKI input.


* Set SYCOF to 0 other than when connecting LRCK, PCMD and BCK directly with LRCKI, PCMDI and BCKI, respectively, and performing playback in CAV-W mode.

Digital Bass Boost

Bass boost without external parts is possible using the built-in digital filter. The boost strength has two levels: MID and MAX.

The bass boost is set using BSBST and BBSL of address A.

See Graph 4-15 for the digital bass boost frequency response.



Digital bass boost frequency response [Hz]

Graph 4-15.

§ 4-11. Asymmetry Correction

Fig. 4-16 shows the block diagram and circuit example.





Fig. 4-16. Asymmetry Correction Application Circuit

§ 4-12. Clock System

The DAC, digital signal processor and digital servo blocks can be switched to each playback mode according to how the crystal and clock circuit are connected. Each circuit is as shown in the diagram below. During normal use, the servo block clock is internally connected and the FSTIO pin is the monitor output pin. The command (\$8 FSTIN) is used to input the clock externally. In this time, the FSTIO pin serves as the input pin.



[5] Description of Servo Signal Processing System Functions and Commands

§ 5-1. General Description of Servo Signal Processing System (VDD: Supply voltage)

Focus servo Sampling rate: Input range: Output format: Other:	88.2kHz (when MCK = 128Fs) 1/4Vpb to 3/4Vpb 8-bit DAC Offset cancel Focus bias adjustment Focus search Gain-down Defect countermeasure Auto gain control
Tracking servo	
Sampling rate:	88.2kHz (when MCK = 128Fs)
Input range:	1/4Vdd to 3/4Vdd
Output format:	8-bit DAC
Other:	Offset cancel
	E:F balance adjustment
	Track jump
	Gain-up
	Defect countermeasure
	Drive cancel
	Auto gain control
	Vibration countermeasure
Sled servo	
Sampling rate:	345Hz (when MCK = 128Fs)
Input range:	1/4Vpp to 3/4Vpp
Output format:	8-bit DAC
Other:	Sled move
FOK, MIRR, DFCT signal g	eneration
	1.4MHz (when MCK = 128Fs)
Input range:	1/4Vpd to 3/4Vpd

inpariangei	
Other:	RF zero level automatic measurement

§ 5-2. Digital Servo Block Master Clock (MCK)

The FSTIO pin is the clock input/output pin for the servo block. At preset, the clock with 2/3 frequency of the crystal is internally supplied to the servo block and the FSTIO pin serves as the monitor output pin for it. To make this pin act as the input pin, set the command \$8X command FSTIN to 1.

The master clock (MCK) is generated by dividing the frequency of the FSTIO pin. The frequency division ratio is 1, 1/2 or 1/4.

Table 5-1 below assumes the preset status (where the clock with 2/3 frequency of the crystal is internally supplied to the servo).

XT4D and XT2D are for the \$3F command and XT1D is for the \$3E command. (Default = 0)

The digital servo block is designed with an MCK frequency of 5.6448MHz (128Fs) as typical.

Mode	XTLI	FSTO	XTSL	XT4D	XT2D	XT1D	Frequency division ratio	MCK
1	384Fs	256Fs	*	*	*	1	1	256Fs
2	384Fs	256Fs	*	*	1	0	1/2	128Fs
3	384Fs	256Fs	0	0	0	0	1/2	128Fs
4	768Fs	512Fs	*	*	*	1	1	512Fs
5	768Fs	512Fs	*	*	1	0	1/2	256Fs
6	768Fs	512Fs	*	1	0	0	1/4	128Fs
7	768Fs	512Fs	1	0	0	0	1/4	128Fs

Fs = 44.1kHz, *: Don't care

Table 5-1.

§ 5-3. DC Offset Cancel [AVRG (Average) Measurement and Compensation] (See Fig. 5-3.)


The CXD3021R can measure the averages of RFDC, VC, FE and TE and compensate these signals using the measurement results to control the servo effectively. This AVRG measurement and compensation is necessary to initialize the CXD3021R, and is able to cancel the DC offset.

AVRG measurement takes the levels applied to the VC, FE, RFDC and TE pins as the digital average values of 256 samples, and then loads these values into each AVRG register.

The AVRG measurement commands are VCLM, FLM, RFLM and TLM of \$38.

Measurement is on when the respective command is set to 1.

AVRG measurement requires approximately 2.9ms to 5.8ms (when MCK = 128Fs) after the command is received. The completion of AVRG measurement operation can be monitored by the SENS pin. (See Timing Chart 5-2.) Monitoring requires that the upper 8 bits of the command register are 38 (H).



Timing Chart 5-2.

<Measurement>

- VC AVRG: The VC DC offset (VC AVRG) which is the center voltage for the system is measured and used to compensate the FE, TE and SE signals.
- FE AVRG: The FE DC offset (FE AVRG) is measured and used to compensate the FE and FZC signals.
- TE AVRG: The TE DC offset (TE AVRG) is measured and used to compensate the TE and SE signals.
- RF AVRG: The RF DC offset (RF AVRG) is measured and used to compensate the RFDC signal.

<Compensation>

- RFLC: (RF signal RF AVRG) is input to the RF In register.
- "00" is input when the RF signal is lower than RF AVRG.
- TLC0: (TE signal VC AVRG) is input to the TRK In register.
- TLC1: (TE signal TE AVRG) is input to the TRK In register.
- VCLC: (FE signal VC AVRG) is input to the FCS In register.
- FLC1: (FE signal FE AVRG) is input to the FCS In register.
- FLC0: (FE signal FE AVRG) is input to the FZC register.

Two methods of canceling the DC offset are assumed for the CXD3021R. These methods are shown in Figs. 5-3a and 5-3b.

An example of AVRG measurement and compensation commands is shown below.

- \$38 08 00 (RF AVRG measurement)
- \$38 20 00 (FE AVRG measurement)
- \$38 00 10 (TE AVRG measurement)
- \$38 14 0A (Compensation on [RFLC, FLC0, FLC1, TLC1], corresponds to Fig. 5-3a.)

See the description of \$38 for these commands.

§ 5-4. E:F Balance Adjustment Function (See Fig. 5-3.)

When the disc is rotated with the laser on, and with the FCS (focus) servo on via FCS Search (focus search), the traverse waveform appears in the TE signal due to disc eccentricity.

In this condition, the low-frequency component can be extracted from the TE signal using the built-in TRK hold filter by setting D5 (TBLM) of \$38 to 1.

The extracted low-frequency component is loaded into the TRVSC register as a digital value, and the TRVSC register value is established when TBLM returns to 0.

Next, setting D2 (TLC2) of \$38 to 1 compensates the values obtained from the TE and SE input pins with the TRVSC register value (subtraction), allowing the E:F balance offset to be adjusted. (See Fig. 5-3.)

§ 5-5. FCS Bias (Focus Bias) Adjustment Function


The FBIAS register value can be added to the FCS servo filter input by setting D14 (FBON) of \$3A to 1. (See Fig. 5-3.)

When D11 = 0 and D10 = 1 is set by \$34F, the FBIAS register value can be written using the 9-bit value of D9 to D1 (D9: MSB).

In addition, the RF jitter can be monitored by setting the \$8 commands SOCT1, SOCT0. (See "DSP Block Timing Chart".)

The FBIAS register can be used as a counter by setting D13 (FBSS) of \$3A to 1. The FBIAS register functions as an up counter when D12 (FBUP) of \$3A = 1, and as a down counter when D12 (FBUP) of \$3A = 0. The number of up and down steps can be changed by setting D11 and D10 (FBV1 and FBV0) of \$3A.


When using the FBIAS register as a counter, the counter stops when the value set beforehand in FBL9 to FBL1 of \$34 matches the FCSBIAS value. Also, if the upper 8 bits of the command register are \$3A at this time, SENS goes high and the counter stop can be monitored.




Here, assume the FBIAS setting value FB9 to FB1 and the FBIAS LIMIT value FBL9 to FBL1 are set in status A. For example, if command registers FBUP = 0, FBV1 = 0, FBV0 = 0 and FBSS = 1 are set from this status, down count starts from status A and approaches the set LIMIT value. When the LIMIT value is reached and the FCSBIAS value matches FBL9 to FBL1, the counter stops and the SENS pin goes high. Note that the up/down counter counts at each sampling cycle of the focus servo filter. The number of steps by which the count value changes can be selected from 1, 2, 4 or 8 steps by FBV1 and FBV0. When converted to FE input, 1 step corresponds to $1/512 \times VDD/2$.

A: Register mode

B: Counter mode










Fig. 5-3b. - 114 -


§ 5-6. AGCNTL (Automatic Gain Control) Function

The AGCNTL function automatically adjusts the filter internal gain in order to obtain the appropriate servo loop gain. AGCNTL not only copes with the sensitivity variation of the actuator and photo diode, etc., but also obtains the optimal gain for each disc.

The AGCNTL command is sent when each servo is turned on. During AGCNTL operation, if the upper 8 bits of the command register are 38 (Hex), the completion of AGCNTL operation can be confirmed by monitoring the SENS pin. (See Timing Chart 5-4 and "Description of SENS Signals".)

Setting D9 and D8 of \$38 to 1 sets FCS (focus) and TRK (tracking) respectively to AGCNTL operation.

Note) During AGCNTL operation, each servo filter gain must be normal, and the anti-shock circuit (described hereafter) must be disabled.



Timing Chart 5-4

Coefficient K13 changes for AGF (focus AGCNTL) and coefficients K23 and K07 change for AGT (tracking AGCNTL) due to AGCNTL.

These coefficients change from 01 to 7F (Hex), and they must also be set within this range when written externally.

After AGCNTL operation has completed, these coefficient values can be confirmed by reading them out from the SENS pin with the serial readout function (described hereafter).

AGCNTL related settings

The following settings can be changed with \$35, \$36 and \$37.

FG6 to FG0; AGF convergence gain setting, effective setting range: 00 to 57 (Hex)

TG6 to TG0; AGT convergence gain setting, effective setting range: 00 to 57 (Hex)

AGS; Self-stop on/off

- AGJ; Convergence completion judgment time
- AGGF; Internally generated sine wave amplitude (AGF)
- AGGT; Internally generated sine wave amplitude (AGT)
- AGV1; AGCNTL sensitivity 1 (during rough adjustment)
- AGV2; AGCNTL sensitivity 2 (during fine adjustment)
- AGHS; Rough adjustment on/off
- AGHT; Fine adjustment time
- **Note)** Converging servo loop gain values can be changed with the FG6 to FG0 and TG6 to TG0 setting values. In addition, these setting values must be within the effective setting range. The default settings aim for 0dB at 1kHz. However, since convergence values vary according to the characteristics of each constituent element of the servo loop, FG and TG values should be set as necessary.


AGCNTL and default operation have two stages.

In the first stage, rough adjustment is performed with high sensitivity for a certain period of time (select 256/128ms with AGHT, when MCK = 128Fs), and the AGCNTL coefficient approaches the appropriate value. The sensitivity at this time can be selected from two types with AGV1.

In the second stage, the AGCNTL coefficient is finely adjusted with relatively low sensitivity to further approach the appropriate value. The sensitivity for the second stage can be selected from two types with AGV2. In the second stage of default operation, when the AGCNTL coefficient reaches the appropriate value and stops changing, the CXD3021R confirms that the AGCNTL coefficient has not changed for a certain period of time (select 63/31ms with AGHJ, when MCK = 128Fs), and then completes AGCNTL operation. (Self-stop mode) This self-stop mode can be canceled by setting AGS to 0.

In addition, the first stage is omitted for AGCNTL operation when AGHS is set to 0.

An example of AGCNTL coefficient transitions during AGCNTL operation with various settings is shown in Fig. 5-5.



Note) Fig. 5-5 shows the case where the AGCNTL coefficient converges from the initial value to a smaller value.

§ 5-7. FCS Servo and FCS Search (Focus Search)

The FCS servo is controlled by the 8-bit serial command \$0X. (See Table 5-6.)

Register name	Command	D23 to D20	D19 to D16						
			10 * *	FOCUS SERVO ON (FOCUS GAIN NORMAL)					
			11**	FOCUS SERVO ON (FOCUS GAIN DOWN)					
0	FOCUS	0000	0 * 0 *	FOCUS SERVO OFF, 0V OUT					
	CONTROL		0 * 1 *	FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT					
			0 * 1 0	FOCUS SEARCH VOLTAGE DOWN					
			0 * 1 1	FOCUS SEARCH VOLTAGE UP					

Table 5-6.

*: Don't care

FCS Search

FCS search is required in the course of turning on the FCS servo.

Fig. 5-7 shows the signals for sending commands $00 \rightarrow 02 \rightarrow 03$ and performing only FCS search operation. Fig. 5-8 shows the signals for sending 08 (FCS on) after that.




Fig. 5-7.



§ 5-8. TRK (Tracking) and SLD (Sled) Servo Control

The TRK and SLD servos are controlled by the 8-bit command \$2X. (See Table 5-9.) When the upper 4 bits of the serial data are 2 (Hex), TZC is output to the SENS pin.

Register name	Command	D23 to D20	D19 to D16	
			00**	TRACKING SERVO OFF
			01**	TRACKING SERVO ON
			10 * *	FORWARD TRACK JUMP
2	TRACKING	0010	11 * *	REVERSE TRACK JUMP
2	MODE	0010	* * 0 0	SLED SERVO OFF
			* * 0 1	SLED SERVO ON
			* * 1 0	FORWARD SLED MOVE
			* * 1 1	REVERSE SLED MOVE



*: Don't care

TRK Servo

The TRK JUMP (track jump) level can be set with 6 bits (D13 to D8) of \$36.

In addition, when the TRK servo is on and D17 of \$1 is set to 1, the TRK servo filter switches to gain-up mode. The filter also switches to gain-up mode when the LOCK signal goes low or when vibration is detected with the anti-shock circuit (described hereafter) enabled.

The CXD3021R has 2 types of gain-up filter structures in TRK gain-up mode which can be selected by setting D16 of \$1. (See Table 5-17.)

SLD Servo

The SLD MOV (sled move) output, composed of a basic value from 6 bits (D13 to D8) of \$37, is determined by multiplying this value by $1\times$, $2\times$, $3\times$, or $4\times$ magnification set using D17 and D16 when D18 = D19 = 0 is set with \$3. (See Table 5-10.)

SLD MOV must be performed continuously for 50µs or more. In addition, if the LOCK input signal goes low when the SLD servo is on, the SLD servo turns off.

Note) When the LOCK signal is low, the TRK servo switches to gain-up mode and the SLD servo is turned off. These operations are disabled by setting D6 (LKSW) of \$38 to 1.

Register name	Command	D23 to D20	D19 to D16	
		0011	0000	SLED KICK LEVEL (basic value $\times \pm 1$)
3 S	SELECT		0001	SLED KICK LEVEL (basic value $\times\pm2)$
	OLLEOT		0010	SLED KICK LEVEL (basic value $ imes \pm 3$)
			0011	SLED KICK LEVEL (basic value $ imes \pm$ 4)

Table	5-10.
-------	-------

§ 5-9. MIRR and DFCT Signal Generation

The RF signal obtained from the RFDC pin is sampled at approximately 1.4MHz (when MCK = 128Fs) and loaded. The MIRR and DFCT signals are generated from this RF signal.


MIRR Signal Generation

The loaded RF signal is applied to peak hold and bottom hold circuits.

An envelope is generated from the waveforms generated in these circuits, and the MIRR comparator level is generated from the average of this envelope waveform.

The MIRR signal is generated by comparing the waveform generated by subtracting the bottom hold value from the peak hold value with this MIRR comparator level. (See Fig. 5-11.)


The bottom hold speed and mirror sensitivity can be selected from 4 values using D7 and D6, and D5 and D4, respectively, of \$3C.



DFCT Signal Generation

The loaded RF signal is input to two peak hold circuits with different time constants, and the DFCT signal is generated by comparing the difference between these two peak hold waveforms with the DFCT comparator level. (See Fig. 5-12.)

The DFCT comparator level can be selected from four values using D13 and D12 of \$3B.



§ 5-10. DFCT Countermeasure Circuit

SONY

The DFCT countermeasure circuit maintains the directionality of the servo so that the servo does not become easily dislocated due to scratches or defects on discs.

Specifically, these operations are achieved by detecting scratches and defects with the DFCT signal generation circuit, and when DFCT goes high, applying the low-frequency component of the error signal before DFCT went high to the FCS and TRK servo filter inputs. (See Fig. 5-13.)

In addition, these operations are activated by the default. They can be disabled by setting D7 (DFSW) of \$38 to 1.




Fig. 5-13.

§ 5-11. Anti-Shock Circuit

When vibrations occur in the CD player, this circuit forces the TRK filter to switch to gain-up mode so that the servo does not become easily dislocated. This circuit is for systems which require vibration countermeasures.


Concretely, vibrations are detected using an internal anti-shock filter and comparator circuit, and the gain is increased. (See Fig. 5-14.)

The comparator level is fixed to 1/16 of the maximum comparator input amplitude. However, the comparator level is practically variable by adjusting the value of the anti-shock filter output coefficient K35.

This function can be turned on and off by D19 of \$1 when the brake circuit (described hereafter) is off. (See Table 5-17.)

This circuit can also support an external vibration detection circuit, and can set the TRK servo filter to gain-up mode by inputting high level to the ATSK pin.

When the upper 8 bits of the command register are \$1, vibration detection can be monitored from the SENS pin.



§ 5-12. Brake Circuit


Immediately after a long distance track jump it tends to be hard for the actuator to settle and for the servo to turn on.

The brake circuit prevents these phenomenon.

In principle, the brake circuit uses the tracking drive as a brake by cutting the unnecessary portions utilizing the 180° offset in the RF envelope and tracking error phase relationship which occurs when the actuator traverses the track in the radial direction from the inner track to the outer track and vice versa. (See Figs. 5-15 and 5-16.) Concretely, this operation is achieved by masking the tracking drive using the TRKCNCL signal generated by loading the MIRR signal at the edge of the TZC (Tracking Zero Cross) signal.

The brake circuit can be turned on and off by D18 of \$1. (See Fig. 5-17.)

In addition, the low frequency for the tracking drive after masking can be boosted. (SFBK1, 2 of \$34B)



Register name	Command	D23 to D20	D19 to D16	
			10 * *	ANTI SHOCK ON
			0 * * *	ANTI SHOCK OFF
	1 TRACKING		* 1 * *	BRAKE ON
1		0001	* 0 * *	BRAKE OFF
	CONTROL		* * 0 *	TRACKING GAIN NORMAL
			* * 1 *	TRACKING GAIN UP
			* * * 1	TRACKING GAIN UP FILTER SELECT 1
			* * * 0	TRACKING GAIN UP FILTER SELECT 2

*: Don't care

§ 5-13. COUT Signal

The COUT signal is output to count the number of tracks during traverse, etc. It is basically generated by loading the MIRR signal at both edges of the TZC signal. The used TZC signal can be selected from among three different phases according to the COUT signal application.

• HPTZC: For 1-track jumps

Fast phase COUT signal generation with a fast phase TZC signal. (The TZC phase is advanced by a cut-off 1kHz digital HPF; when MCK = 128Fs.)

- STZC: For COUT generation when MIRR is externally input and for applications other than COUT generation. This is generated by sampling the TE signal at 700kHz. (when MCK = 128Fs)
- DTZC: For high-speed traverse Reliable COUT signal generation with a delayed phase STZC signal.

Since it takes some time to generate the MIRR signal, it is necessary to delay the TZC signal in accordance with the MIRR signal delay during high-speed traverse.

The COUT signal output method is switched with D15 and D14 of \$3C.

When D15 = 1: STZC When D15 = 0 and D14 = 0: HPTZC

When D15 = 0 and D14 = 1: DTZC

When DTZC is selected, the delay can be selected from two values with D14 of \$36.

§ 5-14. Serial Readout Circuit

The following measurement and adjustment results can be read out from the SENS pin by inputting the readout clock to the SCLK pin by the serial command \$39. (See Fig. 5-18, Table 5-19 and "Description of SENS Signals".)

Specified commands

\$390C: VC AVRG measurement result\$3908: FE AVRG measurement result\$3904: TE AVRG measurement result

\$3953: FCS AGCNTL coefficient result\$3963: TRK AGCNTL coefficient result\$391C: TRVSC adjustment result




Fig. 5-18.

Item	Symbol	Min.	Тур.	Max.	Unit
SCLK frequency	fsclk			16	MHz
SCLK pulse width	t spw	31.3			ns
Delay time	t DLS	15			μs

Table 5-19.

During readout, the upper 8 bits of the command register must be 39 (H).

§ 5-15. Writing to Coefficient RAM

The coefficient RAM can be rewritten by \$34. All coefficients have default values in the built-in ROM, and transfer from the ROM to the RAM is completed approximately 40μ s (when MCK = 128Fs) after the XRST pin rises. (The coefficient RAM cannot be rewritten during this period.)

After that, the characteristics of each built-in filter can be finely adjusted by rewriting the data for each address of the coefficient RAM.

The coefficient rewrite command is comprised of 24 bits, with D14 to D8 of \$34 as the address (D15 = 0) and D7 to D0 as the data. Coefficient rewriting is completed 11.3 μ s (when MCK = 128Fs) after the command is received. When rewriting multiple coefficients, be sure to wait 11.3 μ s (when MCK = 128Fs) before sending the next rewrite command.


§ 5-16. DAC Output

FCS, TRK and SLD DAC format outputs are described below.

See the "Servo Drive Analog Characteristics" of Electrical Characteristics for the output range.

In particular, FSC and TRK use a double oversampling noise shaper.

Timing Chart 5-22 and Fig. 5-23 show examples of output waveforms and drive circuits.








Fig. 5-23. Drive Circuit

§ 5-17. Servo Status Changes Produced by LOCK Signal

When the LOCK signal becomes low, the TRK servo switches to the gain-up mode and the SLD servo turns off in order to prevent SLD free-running.

Setting D6 (LKSW) of \$38 to 1 deactivates this function.

In other words, neither the TRK servo nor the SLD servo change even when the LOCK signal becomes low. This enables microcomputer control.

§ 5-18. Description of Commands and Data Sets

\$34

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	KA6	KA5	KA4	KA3	KA2	KA1	KA0	KD7	KD6	KD5	KD4	KD3	KD2	KD1	KD0

When D15 = 0.

KA6 to KA0: Coefficient address

KD7 to KD0: Coefficient data

\$348 (preset: \$348 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	PGFS1	PGFS0	PFOK1	PFOK0	0	0	0	0	MRT2	MRT1	0	0

These commands set the GFS pin hold time. The hold time is inversely proportional to the playback speed.

PGFS1	PGFS0	Processing
0	0	High when the frame sync is of the correct timing, low when not the correct timing.
0	1	High when the frame sync is of the correct timing, low when continuously not the correct timing for 2ms or longer.
1	0	High when the frame sync is of the correct timing, low when continuously not the correct timing for 4ms or longer.
1	1	High when the frame sync is the correct timing, low when continuously not the correct timing for 8ms or longer.

These commands set the FOK hold time. See \$3B for the FOK slice level.

These are the values when MCK = 128Fs, and the hold time is inversely proportional to the MCK setting.

PFOK1	PFOK0	Processing
0	0	High when the RFDC value is higher than the FOK slice level, low when lower than the FOK slice level.
0	1	High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 4.35ms or more.
1	0	High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 10.16ms or more.
1	1	High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 21.77ms or more.

These commands limit the time while Mirr = high. These are the values when MCK = 128Fs, and the time limit is inversely proportional to the MCK setting.

MRT2	MRT1	Time limit
0	0	No time limit
0	1	1.1ms
1	0	2.2ms
1	1	4.0ms

\$34A (preset: \$34A 150)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	A/D SEL	COPY EN	EMPH D	CAT b8	DOUT EN	DOUT DMUT		WIN EN	DOUT EN2	0	0	0

	Command bit	Processing
*	A/DSEL = 0	Channel status data. Bit 1 is output as the audio data.
	A/DSEL = 1	Channel status data. Bit 1 is output as the data other than the audio data.

	Command bit	Processing
*	COPY EN = 0	Channel status data. Bit 2 is output as the digital copy prohibited.
	COPY EN = 1	Channel status data. Bit 2 is output as the digital copy enabled.

	Command bit	Processing
*	EMPH D = 0	Channel status data. Bit 3 is output without pre-emphasis.
	EMPH D = 1	Channel status data. Bit 3 is output with pre-emphasis.

Command bit	Processing
CAT b8 = 0	Channel status data. Bit 8 is output as 0.
* CAT b8 = 1	Channel status data. Bit 8 is output as 1.

* : Preset

	Command bit	Processing
*	DOUT EN = 0	DOUT signal, which is generated from PCM data read out from the disc, is output.
	DOUT EN = 1	DOUT signal, which is generated from the DA interface input, is output.

	Command bit	Processing
	DOUT DMUT = 0	Digital Out output is normally output.
*	DOUT DMUT = 1	All the audio data portions are output in 0, with Digital Out output as it is.

	Command bit	Processing
*	DOUT WOD = 0	DOUT sync window is not open.
	DOUT WOD = 1	DOUT sync window is open.

\$34A commands contin.

	Command bit	Processing
	WIN EN = 0	The operation is invalidated, where the input LRCK is automatically synchronized with the internal processing to match the phase.
*	WIN EN = 1	The operation is validated, where the input LRCK is automatically synchronized with the internal processing to match the phase.

	Command bit	Processing
*	DOUT EN2 = 0	Digital Out is not generated from the DA interface input.
	DOUT EN2 = 1	Digital Out is generated from the DA interface input.

Note) In order to generate Digital Out from the DA interface input, set DOUT EN to 1 and DOUT EN2 to 1.

* : Preset

DOUT EN	DOUT DMUT	MD2 pin	Other mute condition	DOUT Mute	D. out Mute F	DOUT output
0		0	_		_	OFF
0		1	0	0	0	0dB The output from the PCM
0		1	0	0	1	data readout from a disc
0	—	1	0	1	0	
0		1	0	1	1	
0		1	1	0	0	– ∞dB
0		1	1	0	1	The output from the PCM data readout from a disc
0	—	1	1	1	0	
0		1	1	1	1	
1	0	_	_	_	_	0dB The output from the DA interface input
1	1	_	_	_	_	– ∞dB The output from the DA interface input

-: don't care

* See the "Mute conditions" (1), (2) and (4) to (6) of \$AX commands for the other mute conditions.

* See \$8X commands for DOUT Mute and D. out Mute F.

\$34B (preset: \$34B 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	SFBK1	SFBK2	0	0	0	0	0	0	0	0	0	0

The low frequency can be boosted for brake operation.

See § 5-12 for brake operation.

SFBK1: When 1, brake operation is performed by setting the LowBooster-1 input to 0. This is valid only when TLB1ON = 1. The preset is 0.

SFBK2: When 1, brake operation is performed by setting the LowBooster-2 input to 0. This is valid only when TLB2ON = 1. The preset is 0.

\$34C (preset: \$34C 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	THB ON	FHB ON	TLB1 ON	FLB1 ON	TLB2 ON	0	HBST1	HBST0	LB1S1	LB1S0	LB2S1	LB2S0

These commands turn on the boost function. (See "§ 5-20. Filter Composition".)

There are five boosters (three for the TRK filter and two for the FCS filter) which can be turned on and off independently.

THBON: When 1, the high frequency is boosted for the TRK filter. Preset is 0. FHBON: When 1, the high frequency is boosted for the FCS filter. Preset is 0. TLB1ON: When 1, the low frequency is boosted for the TRK filter. Preset is 0. FLB1ON: When 1, the low frequency is boosted for the FCS filter. Preset is 0. TLB2ON: When 1, the low frequency is boosted for the TRK filter. Preset is 0.

The difference between TLB1ON and TLB2ON is the position where the low frequency is boosted. For TLB1ON, the low frequency is boosted before the TRK jump, and for TLB2ON, after the TRK jump. Set SFJP (\$36) to 1 or TAOZ (\$34D) to 0 in order to boost the low frequency for the TRK jump operation.

The following commands set the boosters. (See "§ 5-20. Filter Composition".)

HBST1, HBST0: TRK and FCS HighBooster setting.

HighBooster has the configuration shown in Fig. 5-24a, and can select three different combinations of coefficients BK1, BK2 and BK3. (See Table 5-25a.) An example of characteristics is shown in Fig. 5-26a. These characteristics are the same for both the TRK and FCS filters. The sampling frequency is 88.2kHz (when MCK = 128Fs).

LB1S1, LB1S0: TRK and FCS LowBooster-1 setting.

LowBooster-1 has the configuration shown in Fig. 5-24b, and can select three different combinations of coefficients BK4, BK5 and BK6. (See Table 5-25b.) An example of characteristics is shown in Fig. 5-26b. These characteristics are the same for both the TRK and FCS filters. The sampling frequency is 88.2kHz (when MCK = 128Fs).

LB2S1, LB2S0: TRK LowBooster-2 setting.

LowBooster-2 has the configuration shown in Fig. 5-24c, and can select three different combinations of coefficients BK7, BK8 and BK9. (See Table 5-25c.)
An example of characteristics is shown in Fig. 5-26c.
This booster is used exclusively for the TRK filter.
The sampling frequency is 88.2kHz (when MCK = 128Fs).
Set SFJP (\$36) to 1 or TAOZ (\$34D) to 0 in order to boost the low frequency for the TRK jump operation.


Note) Fs = 44.1kHz

BK6

1/4

1/4

1/4



HBST1	HBST0	Hiç	hBooster setti	ng
110311	110310	BK1	BK2	BK3
0	—	-120/128	96/128	2
1	0	-124/128	112/128	2
1	1	-126/128	120/128	2

Fig. 5-24a.

Table 5-25a.




Fig. 5-24b.

Table 5-25b.

BK4

-255/256

-511/512

-1023/1024


LowBooster-1 setting

BK5

1023/1024

2047/2048

4095/4096



LB2S1	LB2S0	Lov	Booster-2 sett	ing
LD231	LD200	BK7	BK8	BK9
0	_	-255/256	1023/1024	1/4
1	0	-511/512	2047/2048	1/4
1	1	-1023/1024	4095/4096	1/4

Fig. 5-24c.

Table 5-25c.

LB1S1

0


1

1

LB1S0


0

1






(1) HBST1 = 0 (2) HBST1 = 1, HBST0 = 0 (3) HBST1 = 1, HBST0 = 1





(1) LB1S1 = 0 (2) LB1S1 = 1, LB1S0 = 0 (3) LB1S1 = 1, LB1S0 = 1 − 133 −





(1) LB2S1 = 0 (2) LB2S1 = 1, LB2S0 = 0 (3) LB2S1 = 1, LB2S0 = 1 - 134 -

\$34D (preset: \$34D 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	FAON	TAON	SAON	0	FAOZ	TAOZ	SAOZ	0	0	0	0	0

The servo drive is output. DAC format.

- FAON: When 0, the FCS servo drive is muted. (default) When 1, the FCS servo drive is output.
- TAON: When 0, the TRK servo drive is muted. (default) When 1, the TRK servo drive is output.
- SAON: When 0, the SLD servo drive is muted. (default) When 1, the SLD servo drive is output.

These commands select the drive DAC output when the servo is off. Center potential or high impedance can be selected.

- FAOZ: When 0, the FCS drive DAC output is the center potential when the FCS servo is off. (default) When 1, the FCS drive DAC output is high impedance when the FCS servo is off.
- TAOZ: When 0, the TRK drive DAC output is the center potential when the TRK servo is off. (default) When 1, the TRK drive DAC output is high impedance when the TRK servo is off. Set SFJP (\$36) to 1 or TAOZ to 0 in order to boost the low frequency for the TRK Jump operation by the \$34C command TLB2ON.
- SAOZ: When 0, the SLD drive DAC output is the center potential when the SLD servo is off. (default) When 1, the SLD drive DAC output is high impedance when the SLD servo is off.

\$34F

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	1	0	FBL9	FBL8	FBL7	FBL6	FBL5	FBL4	FBL3	FBL2	FBL1	—

When D15 = D14 = D13 = D12 = D11 = 1 (\$34F)

D10 = 0

FBIAS LIMIT register write

FBL9 to FBL1: Data; data compared with FB9 to FB1, FBL9 = MSB.

When using the FBIAS register in counter mode, counter operation stops when the value of FB9 to FB1 matches with FBL9 to FBL1.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	0	1	FB9	FB8	FB7	FB6	FB5	FB4	FB3	FB2	FB1	—

When D15 = D14 = D13 = D12 = 1 (\$34F)

D11 = 0, D10 = 1

FBIAS register write

FB9 to FB1: Data; two's complement data, FB9 = MSB.

For FE input conversion, FB9 to FB1 = 011111111 corresponds to $255/256 \times V_{DD}/4$ and FB9 to FB1 = 100000000 to $-256/256 \times V_{DD}/4$ respectively. (VDD: supply voltage)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	0	0	TV9	TV8	TV7	TV6	TV5	TV4	TV3	TV2	TV1	TV0

When D15 = D14 = D13 = D12 = 1 (\$34F)

D11 = 0, D10 = 0

TRVSC register write

TV9 to TV0: Data;

two's complement data, TV9 = MSB.

For TE input conversion, TV9 to TV0 = 00111111111 corresponds to $255/256 \times VDD/4$ and TV9 to TV0 = 1100000000 to $-256/256 \times VDD/4$ respectively. (VDD: supply voltage)

- Note) When the TRVSC register is read out, the data length is 9 bits. At this time, data corresponding to each bits TV8 to TV0 during external write are read out.
 - When reading out internally measured values and then writing these values externally, set TV9 the same as TV8.

\$35 (preset: \$35 58 2D)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
FT1	FT0	FS5	FS4	FS3	FS2	FS1	FS0	FTZ	FG6	FG5	FG4	FG3	FG2	FG1	FG0

FT1, FT0, FTZ: Focus search-up speed

Default value: 010 (0.673 × VDD V/s)

	FT1	FT0	FTZ	Focus search speed [V/s]
	0	0	0	$1.35 \times V_{DD}$
*	0	1	0	0.673 imes Vdd
	1	0	0	$0.449 imes V_{DD}$
	1	1	0	$0.336 imes V_{DD}$
	0	0	1	$1.79 \times V_{DD}$
	0	1	1	$1.08 imes V_{DD}$
	1	0	1	0.897 imes Vdd
	1	1	1	$0.769 imes V_{DD}$

*: preset, VDD: supply voltage

FS5 to Fs0:	Focus search limit voltage
	Default value: 011000 ((1 ± 24/64) × Vod/2, Vod: supply voltage)
FG6 to FG0:	AGF convergence gain setting value
	Default value: 0101101

\$36 (preset: \$36 0E 2E)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TDZC	DTZC	TJ5	TJ4	TJ3	TJ2	TJ1	TJ0	SFJP	TG6	TG5	TG4	TG3	TG2	TG1	TG0
TDZC:		Selects the TZC signal for generating the TRKCNCL signal during brake circuit operation. When TDZC = 0, the edge of the HPTZC or STZC signal, whichever has the faster phase, is used.													
					-			C, STZ	-					•	
		whic	chever	has the	e fastes	st phas	e, is u	sed. (S	ee § 5-	·12.)					
DTZC:		DTZ	C dela	y (8.5/	4.25µs	, when	MCK =	= 128F	s)						
		Defa	Default value: 0 (4.25µs)												
TJ5 to	TJ0:	Trac	Track jump voltage												
		Defa	ault val	ue: 00	1110 ((1 ± 14/	′64) × \	/dd/2, \	/dd: su	pply vo	oltage)				
SFJP:		Surf	[:] jump i	mode d	on/off										
		The	The tracking drive output is generated by adding the tracking filter output and TJReg (TJ5 to TJ0),												
		by s	by setting SFJP to 1.												
		Set	Set SFJP to 1 or TAOZ (\$34D) to 0 in order to boost the low frequency for the TRK Jump												
		ope	operation by the \$34C command TLB2ON.												
TG6 to	TG0:	AGT convergence gain setting value													
Default value: 0101110															

\$37 (preset: \$37 50 BA)

D	15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
FZ	SH	FZSL	SM5	SM4	SM3	SM2	SM1	SM0	AGS	AGJ	AGGF	AGGT	AGV1	AGV2	AGHS	AGHT

FZSH, FZSL: FZC (Focus Zero Cross) slice level

Default value: 01 ($1/8 \times VDD/2$, VDD: supply voltage); FE input conversion

	FZSH	FZSL	Slice level
	0	0	$1/4 \times V_{DD}/2$
*	0	1	$1/8 \times V$ DD/2
	1	0	$1/16 \times V$ DD/2
	1	1	$1/32 \times V$ DD/2

*: preset

SM5 to SM0:	Sled move voltage
	Default value: 010000 ((1 \pm 16/64) \times VDD/2, VDD: supply voltage)
AGS:	AGCNTL self-stop on/off
	Default value: 1 (on)
AGJ:	AGCNTL convergence completion judgment time during low sensitivity adjustment (31/63ms,
	when MCK = 128Fs)
	Default value: 0 (63ms)
AGGF:	Focus AGCNTL internally generated sine wave amplitude (small/large)
	Default value: 1 (large)
AGGT:	Tracking AGCNTL internally generated sine wave amplitude (small/large)
	Default value: 1 (large)

		FE/TE input conversion
AGGF	0 (small) 1 (large)*	$1/32 \times V$ DD/2 $1/16 \times V$ DD/2
AGGT	0 (small) 1 (large)*	1/16 × Vdd/2 1/8 × Vdd/2

*: preset

AGV1:	AGCNTL convergence sensitivity during high sensitivity adjustment; high/low
	Default value: 1 (high)

AGV2: AGCNTL convergence sensitivity during low sensitivity adjustment; high/low Default value: 0 (low)

AGHS: AGCNTL high sensitivity adjustment on/off

Default value: 1 (on)

AGHT: AGCNTL high sensitivity adjustment time (128/256ms, when MCK = 128Fs) Default value: 0 (256ms)

\$38 (preset: \$38 00 00)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
VCLM	VCLC	FLM	FLC0	RFLM	RFLC	AGF	AGT	DFSW	LKSW	TBLM	TCLM	FLC1	TLC2	TLC1	TLC0
*VCLN	I: VC	level m	heasure	ement (on/off)										
				sation	,		gister (d	on/off)							
*FLM:				measu		-		,							
FLC0:	Foc	us zero	o level	compe	nsatior	for FZ	C regi	ster (or	n/off)						
*RFLM	: RF	zero le	vel me	asuren	nent (o	n/off)									
RFLC	: RF	zero le	vel cor	npensa	tion (o	n/off)									
AGF:	Foc	Focus auto gain adjustment (on/off)													
AGT:	Tra	Tracking auto gain adjustment (on/off)													
DFSV	V: Def	ect disa	able sv	vitch (o	n/off)										
	Set	ting this	s switc	h to 1 (on) dis	ables t	he def	ect cou	nterme	easure	circuit.				
LKSW	/: Loc	k switc	h (on/c	off)											
	Sett	ting this	s switc	h to 1 (on) dis	ables t	he sleo	d free-r	unning	prever	ntion ci	rcuit.			
TBLM	: Trav	verse o	enter r	neasur	ement	(on/off)								
*TCLM	l: Tra	Tracking zero level measurement (on/off)													
FLC1	Foc	Focus zero level compensation for FCS In register (on/off)													
TLC2	Trav	Traverse center compensation (on/off)													
TLC1:	: Tracking zero level compensation (on/off)														
TLC0	LC0: VC level compensation for TRK/SLD In register (on/off)														
Note) (Note) Commands marked with $*$ are accepted every 2.9ms (when MCK – 128Fs)														

Note) Commands marked with * are accepted every 2.9ms. (when MCK = 128Fs) All commands are on when 1.

\$39

DAC:

D15	D14	D13	D12	D11	D10	D9	D8
DAC	SD6	SD5	SD4	SD3	SD2	SD1	SD0

Serial data readout DAC mode (on/off)

SD6 to SD0: Serial readout data select

SD6	SD5		Re	adout data	Readout data length	
1	Coefficie	nt RAM da	ata for address =	= SD5 to SD0	8 bits	
0	1	Data RA	M data for addr	ess = SD4 to SD0	16 bits	
		SD4	SD3 to SD0			
0	0	1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	RF AVRG register RFDC input signal FBIAS register TRVSC register RFDC envelope (bottom) RFDC envelope (peak) RFDC envelope (peak) – (bottom)	8 bits 8 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits	\$399F \$399E \$399D \$399C \$3993 \$3992 \$3991
		0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	VC AVRG register FE AVRG register TE AVRG register FE input signal TE input signal SE input signal VC input signal	9 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits 8 bits	\$398C \$3988 \$3984 \$3983 \$3982 \$3981 \$3980

*: Don't care

Note) Coefficients K40 to K4F cannot be read out.

See the description for SRO1 and SRO0 of \$3F concerning readout methods for the above data.

\$3A (preset: \$3A 00 00)

D1	5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0)	FBON	FBSS	FBUP	FBV1	FBV0	0	TJD0	FPS1	FPS0	TPS1	TPS0	0	SJHD	INBK	MTI0

FBON: FBIAS (focus bias) register addition (on/off)

The FBIAS register value is added to the signal loaded into the FCS In register by setting FBON = 1 (on).

FBSS: FBIAS (focus bias) register/counter switching

FBSS = 0: register, FBSS = 1: counter
FBUP: FBIAS (focus bias) counter up/down operation switching
This performs counter up/down control when FBSS = 1.
FBUP = 0: down counter
FBUP = 1: up counter

FBV1, FBV0: FBIAS (focus bias) counter voltage switching

The number of FCS BIAS count-up/-down steps per cycle is decided by these bits.

	FBV1	FBV0	Number of steps per cycle
*	0	0	1
	0	1	2
	1	0	4
	1	1	8
			*: preset

The counter changes once for each sampling cycle of the focus servo filter. When MCK is 128Fs, the sampling frequency is 88.2kHz. When converted to FE input, 1 step is approximately $1/2^9 \times VDD/2$, VDD = supply voltage.

- TJD0: This sets the tracking servo filter to 0 when switched from track jump to servo on even if SFJP = 1 (during surf jump operation).
- FPS1, FPS0: Gain setting for the whole focus filter.
- TPS1, TPS0: Gain setting for the whole tracking filter. These are effective for increasing the overall gain in order to widen the servo band. (See "§ 5-20. Filter Composition".)

	FPS1	FPS0	Relative gain					
*	0	0	0dB					
	0	1	+6dB					
	1	0	+12dB					
	1	1	+18dB					

PS0	Relative gain	
0	0dB	\$
1	+6dB	
0	+12dB	
1	+18dB	
	0 1 0 1	1 +6dB 0 +12dB

*: preset

- SJHD: This holds the tracking filter output at the value when surf jump starts during surf jump.
- INBK: The masking method for the brake circuit is selected. When INBK = 1, the tracking filter input is masked instead of the drive output.
- MTIO: The tracking filter input is masked when the MIRR signal is high by setting MTI0 = 1.

\$3B (preset: \$3B E0 50)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SFO2	SFO1	SDF2	SDF1	MAX2	MAX1	SFOX	BTF	D2V2	D2V1	D1V2	D1V1	RINT	0	0	0

SFOX, SFO2, SFO1: FOK slice level

Default value: 011 (28/256 \times VDD/2, VDD: supply voltage) RFDC input conversion

	SFOX	SFO2	SFO1	Slice level
	0	0	0	$16/256 \times V$ DD/2
	0	0	1	$20/256 \times V$ DD/2
	0	1	0	$24/256 \times V$ DD/2
*	0	1	1	$28/256 \times V$ DD/2
	1	0	0	$32/256 \times VDD/2$
	1	0	1	$40/256 \times V$ DD/2
	1	1	0	$48/256 \times V$ DD/2
	1	1	1	56/256 imes Vdd/2

*: preset

SDF2, SDF1:

DFCT slice level Default value: 10 (0.0313 \times V_{DD} V) RFDC input conversion

	SDF2	SDF1	Slice level			
	0	0	$0.0156 \times V_{DD}$			
	0	1	0.0234 imes Vdd			
*	1	0	0.0313 imes Vdd			
	1	1	$0.0391 \times V$ dd			

*: preset, VDD: supply voltage

MAX2, MAX1: DFCT maximum time Default value: 00 (no timer limit)

	MAX2	MAX1	DFCT maximum time				
*	0	0	No timer limit				
	0	1	2.00ms				
	1	0	2.36				
	1	1	2.72				
			*: preset				

BTF:

Bottom hold double-speed count-up mode for MIRR signal generation On/off (default: off) On when 1.

D2V2, D2V1: Peak hold 2 for DFCT signal generation

Count-down speed setting

Default value: 01 (0.086 \times Vpd V/ms, 44.1kHz)

[V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter.

	D2V2	D2V1	Count-down speed					
	DZVZ	DZVI	[V/ms]	[kHz]				
	0 0		$0.0431 \times V_{DD}$	22.05				
*	0	1	$0.0861 \times V$ DD	44.1				
	1	0	$0.172 \times V$ DD	88.2				
	1	1	0.344 imes Vdd	176.4				

*: preset, VDD: supply voltage

D1V2, D1V1: Peak hold 1 for DFCT signal generation

Count-down speed setting

Default value: 01 (0.688 \times VDD V/ms, 352.8kHz)

[V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter.

	D1V2	D1V1	Count-down speed				
	DTVZ	DIVI	[V/ms]	[kHz]			
	0	0	$0.344 \times V_{DD}$	176.4			
*	0	1	0.688 × VDD	352.8			
	1	0	$1.38 \times VDD$	705.6			
	1	1	$2.75 \times V$ DD	1411.2			

*: preset, VDD: supply voltage

RINT:

This initializes the initial-stage registers of the circuits which generate MIRR, DFCT and FOK.

\$3C (preset: \$3C 00 80)

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
С	oss	COTS	CETZ	CETF	COT2	COT1	MOT2	0	BTS1	BTS0	MRC1	MRC0	0	0	0	0

COSS, COTS: These select the TZC signal used when generating the COUT signal. Preset = HPTZC.

	COSS	COTS	TZC
	1	_	STZC
*	0 0		HPTZC
	0	1	DTZC

*: preset, --: don't care

STZC is the TZC generated by sampling the TE signal at 700kHz. (when MCK = 128Fs) DTZC is the delayed phase STZC. (The delay time can be selected by D14 of \$36.) HPTZC is the fast phase TZC passed through a HPF with a cut-off frequency of 1kHz. See § 5-13.

CETZ: The input from the TE pin normally enters the TRK filter and is used to generate the TZC signal. However, the input from the CE pin can also be used. This function is for the center error servo. When 0, the TZC signal is generated by using the signal input to the TE pin.

When 1, the TZC signal is generated by using the signal input to the CE pin.

CETF: When 0, the signal input to the TE pin is input to the TRK servo filter. When 1, the signal input to the CE pin is input to the TRK servo filter.

These commands output the TZC signal.

COT2, COT1: This outputs the TZC signal from the COUT pin.

	COT2	COT1	COUT pin output
	1	_	STZC
	0	1	HPTZC
*	0	0	COUT

*: preset, —: don't care

MOT2: The STZC signal is output from the MIRR pin by setting MOT2 to 1.

These commands set the MIRR signal generation circuit.

- BTS1, BTS0: These set the count-up speed for the bottom hold value of the MIRR generation circuit. The time per step is approximately 708ns (when MCK = 128Fs). The preset value is BTS1 = 1, BTS0 = 0 like the CXD2586R. These commands are valid only when BTF of \$3B is 0.
- MRC1, MRC0: These set the minimum pulse width for masking the MIRR signal of the MIRR generation circuit. As noted in § 5-9, the MIRR signal is generated by comparing the waveform obtained by subtracting the bottom hold value from the peak hold value with the MIRR comparator level. Strictly speaking, however, for MIRR to become high, these levels must be compared continuously for a certain time. These commands set that time. The preset value is MRC1 = 0, MRC0 = 0 like the CXD2586R.

	BTS1	BTS0	Number of count-up steps per cycle	MRC1	MRC0	Setting time [µs]
	0	0	1	0	0	5.669*
	0	1	2	0	1	11.338
*	1	0	4	1	0	22.675
	1	1	8	1	1	45.351

*: preset (when MCK = 128Fs)

\$3D (preset: \$3D 00 00)

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	SFID	SFSK	THID	THSK	0	TLD2	TLD1	TLD0	0	0	0	0	0	0	0	0	
S	FID:		SLED servo filter input can be obtained not from SLD in Reg, but from M0D, which is the TRK filter second-stage output. When the low-frequency component of the tracking error signal obtained from the RF amplifier is attracted, the low frequency component be amplified and input to the SLD serve filter.														
S	FSK:	is attenuated, the low frequency can be amplified and input to the SLD servo filter. Only during TRK servo gain up2 operation, coefficient K30 is used instead of K00. Normally, the DC gain between the TE input pin and M0D changes for TRK filter gain normal and gain up2, creating a difference in the DC level at M0D. In this case, the DC level of the signal transmitted to M00 can be kept uniform by adjusting the K30 value even during the above switching.															
Т	HID:		filter Whe	[.] secon en sign	d-stag als otł	e outpu ner thai	it. n the t	racking	g error	signal	from t	he RF	amplif	ier are	input		SE
Т	HSK:		When signals other than the tracking error signal from the RF amplifier are input to the SE input pin, the signal transmitted from the TE pin can be obtained as the TRK hold filter input. Only during TRK servo gain up2 operation, coefficient K46 is used instead of K40. Normally, the DC gain between the TE input pin and M0D changes for TRK filter gain normal and gain up2, creating a difference in the DC level at M0D. In this case, the DC level of the signal transmitted to M18 can be kept uniform by adjusting the K46 value even during the above switching.									illy, ain nal					

* See "§ 5-20. Filter Composition" regarding the SFID, SFSK, THID and THSK commands.

TLD0 to 2: These turn on and off SLD filter correction independently of the TRK filter. See \$38 (TLC0 to 2) and Fig. 5-3.

*			Traverse center correction						
	TLC2	TLD2	TRK filter	SLD filter					
	0	_	OFF	OFF					
	4	0	ON	ON					
	1	1	ON	OFF					


	TLC1	TLD1	Tracking zero level correction					
	TLUT	ILDI	TRK filter	SLD filter				
*	0		OFF	OFF				
	4	0	ON	ON				
	I	1	ON	OFF				

*			VC level correction						
	TLC0	TLD0	TRK filter	SLD filter					
	0		OFF	OFF					
	4	0	ON	ON					
	I	1	ON	OFF					


^{*:} preset, —: don't care

• Input coefficient sign inversion when SFID = 1 and THID = 1

The preset coefficients for the TRK filter are negative for input and positive for output. With this, CXD3021R outputs servo drives which have the reversed phase of input errors.



When SFID = 1, the TRK filter negative input coefficient is applied to the SLD filter, so the SLD input coefficient (K00) sign must be inverted. (For example, inverting the sign for coefficient K00: E0H results in 60H.) For the same reason, when THID = 1, the TRK hold input coefficient (K40) sign must be inverted.



* For TRK servo gain normal See "§ 5-20. Filter Composition".

\$3E (preset: \$3E 00 00)

															
D15 D'	14 D	13 D	12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F1NM F1	DM F3	NM F3	BDM	T1NM	T1UM	T3NM	T3UM	DFIS	TLCD	0	LKIN	COIN	MDFI	MIRI	XT1D
F1NM, F1		Quasi (On who F1NM: F1DM:	en 1; : Gair	; defau n norm	ılt is 0. nal	setting	for FC	S servo	o filter f	irst-sta	ge				
T1NM, T1UM: Quasi double accuracy setting for TRK servo filter first-stage On when 1; default is 0. T1NM: Gain normal T1UM: Gain up															
F3NM, F3DM: Quasi double accuracy setting for FCS servo filter third-stage On when 1; default is 0. Generally, the advance amount of the phase becomes large by partially setting the FCS servo third-stage filter which is used as the phase compensation filter to double accuracy. F3NM: Gain normal F3DM: Gain down															
T3NM, T3	T3NM, T3UM: Gain down T3NM, T3UM: Quasi double accuracy setting for TRK servo filter third-stage On when 1; default is 0. Generally, the advance amount of the phase becomes large by partially setting the TRK servo third-stage filter which is used as the phase compensation filter to double accuracy. T3NM: Gain normal T3UM: Gain up														
Note) Filte See												dually. quasi d	louble	accura	cy.
DFIS:		0: M05	5 (Da	ta RAI		ess 05	node s); defau)		n						
TLCD:		This co On whe				e TLC	2 comr	nand o	f \$38 o	nly wh	en FO	K is low	Ι.		
LKIN:		When [•]	1, the	e LOC	K sign	al can l	be inpu	it from	an exte	ernal so	ource t	OCK pir	OĊK p	in.	
COIN:												OUT pi o the C			
The MIRR MDFI:	 When 1, the COUT signal can be input from an external source to the COUT pin. The MIRR, DFCT and FOK signals can also be input from an external source. MDFI: When 0, the MIRR, DFCT and FOK signals are generated internally. (default) When 1, the MIRR, DFCT and FOK signals can be input from an external source through the MIRR, DFCT and FOK pins. 														
MIRI:		When (0, the	e MIRI	R signa	al is ge			ally. (d an exte			nrough	the MI	RR pin	
		MDFI	N	1IRI											
	*	0		0	MIRR	, DFC	and F	OK are	e all ge	nerate	d interr	nally.			

	MDFI	IVIIRI	
*	0	0	MIRR, DFCT and FOK are all generated internally.
	0	1	MIRR only is input from an external source.
	1	_	MIRR, DFCT and FOK are all input from an external source.

*: preset, --: don't care

XT1D: The clock of the FSTIO pin is used without being frequency-divided as the master clock for the servo block by setting XT1D to 1. This command takes precedence over the XTSL pin, XT2D and XT4D. See the description of \$3F for XT2D and XT4D.

\$3F (preset: \$3F 00 00)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	AGG4	XT4D	XT2D	0	DRR2	DRR1	DRR0	0	ASFG	FTQ	LPAS	SRO1	SRO0	AGHF	0

AGG4:

This varies the amplitude of the internally generated sine wave using the AGGF and AGGT commands during AGC. When AGG4 = 0, the default is used. When AGG4 = 1, the setting is as shown in the table below.

			Sine wave	amplitude				
AGG4	AGGF	AGGT	FE input conversion	TE input conversion				
	0		$1/32 \times V$ DD/2	—				
0	1		$1/16 \times V$ DD $/2^*$	_				
		0	—	$1/16 \times V$ DD/2				
		1	—	$1/8 imes V$ dd/ 2^*				
	0	0	1/64 ×	VDD/2				
1	0	1	1/32 × Vdd/2					
	1	0	1/16 ×	VDD/2				
	1	1	1/8 × Vdd/2					

See \$37 for AGGF and AGGT. The presets are AGG4 = 0, AGGF = 1 and AGGT = 1. *: preset, —: don't care

XT4D, XT2D: MCK (digital servo master clock) frequency division setting This command forcibly sets the frequency division ratio to 1/4, 1/2 or 1/1 when MCK is generated from the FSTIO pin clock. See the description of \$3E for XT1D. And see "§ 4-12. Clock System".

	XT1D	XT2D	XT4D	Frequency division ratio	
*	0	0	0	According to XTSL	
	1	—		1/1	
	0	1		1/2	
	0	0	1	1/4	*: preset, —: don't care

DRR2 to DRR0: Partially clears the Data RAM values (0 write). The following values are cleared when 1 (on) respectively; default = 0 DRR2: M08, M09, M0A DRR1: M00, M01, M02 DRR0: M00, M01, M02 only when LOCK = low Note) Set DRR1 and DRR0 on for 50µs or more.
ASFG: When vibration detection is performed during anti-shock circuit operation, the FCS servo filter is forcibly set to gain normal status. On when 1; default is 0
FTQ: The focus search-up speed is set to the 1/4 value of that determined by FT1, FT0 and FTZ (\$35). On when 1; default is 0 LPAS: Built-in analog buffer low-current consumption mode

This mode reduces the total analog buffer current consumption for the VC, TE, SE and FE input analog buffers by using a single operational amplifier.

On when 1; default is 0

Note) When using this mode, first check whether each error signal is properly A/D converted using the \$3F commands SRO1 and SRO0.

SRO1, SRO0: These commands are used to continuously externally output various data inside the digital servo block which have been specified with the \$39 command. (However, D15 (DAC) of \$39 must be set to 1.)

Digital output (SOCK, XOLT and SOUT) can be obtained from three specified pins by setting these commands to 1 respectively. The default is 0, 0. (no readout)

The output pins for each case are shown below.


	SRO1 = 1	SRO0 = 1
SOCK	DA13 pin	DA10 pin
XOLT	DA12 pin	DA09 pin
SOUT	DA14 pin	DA11 pin

(See "Description of Data Readout" on the following page.)

AGHF: This halves the frequency of the internally generated sine wave during AGC.

FTQ: The slope of the output during focus search is 1/4 of the conventional output slope. On when 1; default is 0

Description of Data Readout



input-type D/A converter as shown above.

§ 5-19. List of Servo Filter Coefficients

<Coefficient Preset Value Table (1)>

ADDRESS	DATA	CONTENTS
K00	E0	SLED INPUT GAIN
K01	81	SLED LOW BOOST FILTER A-H
K02	23	SLED LOW BOOST FILTER A-L
K03	7F	SLED LOW BOOST FILTER B-H
K04	6A	SLED LOW BOOST FILTER B-L
K05	10	SLED OUTPUT GAIN
K06	14	FOCUS INPUT GAIN
K07	30	SLED AUTO GAIN
K08	7F	FOCUS HIGH CUT FILTER A
K09	46	FOCUS HIGH CUT FILTER B
K0A	81	FOCUS LOW BOOST FILTER A-H
K0B	1C	FOCUS LOW BOOST FILTER A-L
K0C	7F	FOCUS LOW BOOST FILTER B-H
K0D	58	FOCUS LOW BOOST FILTER B-L
K0E	82	FOCUS PHASE COMPENSATE FILTER A
K0F	7F	FOCUS DEFECT HOLD GAIN
K10	4E	FOCUS PHASE COMPENSATE FILTER B
K11	32	FOCUS OUTPUT GAIN
K12	20	ANTI SHOCK INPUT GAIN
K13	30	FOCUS AUTO GAIN
K14	80	HPTZC / Auto Gain HIGH PASS FILTER A
K15	77	HPTZC / Auto Gain HIGH PASS FILTER B
K16	80	ANTI SHOCK HIGH PASS FILTER A
K17	77	HPTZC / Auto Gain LOW PASS FILTER B
K18	00	Fix*
K19	F1	TRACKING INPUT GAIN
K1A	7F	TRACKING HIGH CUT FILTER A
K1B	3B	TRACKING HIGH CUT FILTER B
K1C	81	TRACKING LOW BOOST FILTER A-H
K1D	44	TRACKING LOW BOOST FILTER A-L
K1E	7F	TRACKING LOW BOOST FILTER B-H
K1F	5E	TRACKING LOW BOOST FILTER B-L
K20	82	TRACKING PHASE COMPENSATE FILTER A
K21	44	TRACKING PHASE COMPENSATE FILTER B
K22	18	TRACKING OUTPUT GAIN
K23	30	TRACKING AUTO GAIN
K24	7F	FOCUS GAIN DOWN HIGH CUT FILTER A
K25	46	FOCUS GAIN DOWN HIGH CUT FILTER B
K26	81	FOCUS GAIN DOWN LOW BOOST FILTER A-H
K27	ЗA	FOCUS GAIN DOWN LOW BOOST FILTER A-L
K28	7F	FOCUS GAIN DOWN LOW BOOST FILTER B-H
K29	66	FOCUS GAIN DOWN LOW BOOST FILTER B-L
K2A	82	FOCUS GAIN DOWN PHASE COMPENSATE FILTER A
K2B	44	FOCUS GAIN DOWN DEFECT HOLD GAIN
K2C	4E	FOCUS GAIN DOWN PHASE COMPENSATE FILTER B
K2D	1B	FOCUS GAIN DOWN OUTPUT GAIN
K2E	00	NOT USED
K2F	00	NOT USED


 * Fix indicates that normal preset values should be used.


<Coefficient Preset Value Table (2)>


ADDRESS	DATA	CONTENTS
K30	80	SLED INPUT GAIN
		(Only when TRK Gain Up2 is accessed with SFSK = 1.)
K31	66	ANTI SHOCK LOW PASS FILTER B
K32	00	NOT USED
K33	7F	ANTI SHOCK HIGH PASS FILTER B-H
K34	6E	ANTI SHOCK HIGH PASS FILTER B-L
K35	20	ANTI SHOCK FILTER COMPARATE GAIN
K36	7F	TRACKING GAIN UP2 HIGH CUT FILTER A
K37	3B	TRACKING GAIN UP2 HIGH CUT FILTER B
K38	80	TRACKING GAIN UP2 LOW BOOST FILTER A-H
K39	44	TRACKING GAIN UP2 LOW BOOST FILTER A-L
K3A	7F	TRACKING GAIN UP2 LOW BOOST FILTER B-H
K3B	77	TRACKING GAIN UP2 LOW BOOST FILTER B-L
K3C	86	TRACKING GAIN UP PHASE COMPENSATE FILTER A
K3D	0D	TRACKING GAIN UP PHASE COMPENSATE FILTER B
K3E	57	TRACKING GAIN UP OUTPUT GAIN
K3F	00	NOT USED
K40	04	TRACKING HOLD FILTER INPUT GAIN
K41	7F	TRACKING HOLD FILTER A-H
K42	7F	TRACKING HOLD FILTER A-L
K43	79	TRACKING HOLD FILTER B-H
K44	17	TRACKING HOLD FILTER B-L
K45	6D	TRACKING HOLD FILTER OUTPUT GAIN
K46	00	TRACKING HOLD FILTER INPUT GAIN
		(Only when TRK Gain Up2 is accessed with THSK = 1.)
K47	00	NOT USED
K48	02	FOCUS HOLD FILTER INPUT GAIN
K49	7F	FOCUS HOLD FILTER A-H
K4A	7F	FOCUS HOLD FILTER A-L
K4B	79	FOCUS HOLD FILTER B-H
K4C	17	FOCUS HOLD FILTER B-L
K4D	54	FOCUS HOLD FILTER OUTPUT GAIN
K4E	00	NOT USED
K4F	00	NOT USED


The internal filter composition is shown below.

K**: Coefficient RAM address, M**: Data RAM address











SLD Servo fs = 345Hz




Note) Set the MSB bit of the K02 and K04 coefficients to 0.

HPTZC/Auto Gain fs = 88.2kHz




Anti Shock fs = 88.2kHz




Note) Set the MSB bit of the K34 coefficient to 0. The comparator level is 1/16 the maximum amplitude of the comparator input.

AVRG fs = 88.2kHz




TRK Hold fs = 345Hz



Note) Set the MSB bit of the K42 and K44 coefficients to 0.


FCS Hold fs = 345Hz




Note) Set the MSB bit of the K4A and K4C coefficients to 0.

– 158 –


§ 5-21. TRACKING and FOCUS Frequency Response



When using the preset coefficients with the boost function off.



When using the preset coefficients with the boost function off.



Package Outline Unit: mm

> 1.7 MAX □18.0 ± 0.2 1.4 ± 0.1 □16.0 ± 0.1 S 90 61 0.1 S В Α 30 0.5 0.22 ± 0.05 \oplus 0.1 (M) S 0.1 ± 0.05 15 0.6 ± 0.1 0.22 ± 0.05 (17.0) 0.25 (0.2) 0.145 ± 0.03 (0.125)(0.5) 0° to 10° DETAIL A DETAIL B PACKAGE STRUCTURE PACKAGE MATERIAL EPOXY RESIN SOLDER PLATING LQFP-120P-L01 LEAD TREATMENT SONY CODE EIAJ CODE LQFP120-P-1616 LEAD MATERIAL COPPER ALLOY JEDEC CODE 0.8g PACKAGE MASS

120PIN LQFP (PLASTIC)